English
Language : 

SM5903CF Datasheet, PDF (3/31 Pages) Nippon Precision Circuits Inc – compression and non compression type anti-shock memory controller
SM5903CF
Pin description
Pin number
Pine name
1
VDD2
2
UC1
3
UC2
4
UC3
5
UC4
6
UC5
7
N.C
8
NTEST
9
CLK
10
VSS
11
YSRDATA
12
YLRCK
13
YSCK
14
ZSCK
15
ZLRCK
16
ZSRDATA
17
YFLAG
18
YFCLK
19
YBLKCK
20
NRESET
21
ZSENSE
22
VDD1
23
YDMUTE
24
YMLD
25
YMDATA
26
YMCLK
27
A10
(NCAS2)
28
NCAS
29
D2
30
D3
31
D0
32
D1
33
NWE
34
NRAS
35
A9
36
A8
37
A7
38
A6
39
A5
40
A4
41
A0
42
A1
43
A2
44
A3
Ip : Input pin with pull-up resistor
I/O
Function
Setting
H
L
-
VDD supply pin
Ip/O
Microcontroller interface extension I/O 1
Ip/O
Microcontroller interface extension I/O 2
Ip/O
Microcontroller interface extension I/O 3
Ip/O
Microcontroller interface extension I/O 4
Ip/O
Microcontroller interface extension I/O 5
-
Ip
Test pin
Test
I
16.9344 MHz clock input
-
Ground
I
Audio serial input data
I
Audio serial input LR clock
Left channel Right channel
I
Audio serial input bit clock
O
Audio serial output bit clock
O
Audio serial output LR clock
Left channel Right channel
O
Audio serial output data
I
Signal processor IC RAM overflow flag
Overflow
I
Crystal-controlled frame clock
I
Subcode block clock signal
I
System reset pin
Reset
O
Microcontroller interface status output
-
VDD supply pin
I
Forced mute pin
Mute
I
Microcontroller interface latch clock
I
Microcontroller interface serial data
I
Microcontroller interface shift clock
O
DRAM address 10
O
DRAM2 CAS control (with 2 DRAMs)
O
DRAM CAS control
I/O
DRAM data input/output 2
I/O
DRAM data input/output 3
I/O
DRAM data input/output 0
I/O
DRAM data input/output 1
O
DRAM WE control
O
DRAM RAS control
O
DRAM address 9
O
DRAM address 8
O
DRAM address 7
O
DRAM address 6
O
DRAM address 5
O
DRAM address 4
O
DRAM address 0
O
DRAM address 1
O
DRAM address 2
O
DRAM address 3
Ip/O : Input/Output pin (With pull-up resistor when a input mode)
NIPPON PRECISION CIRCUITS-3