SM5902AF Datasheet, PDF (22/40 Pages) Nippon Precision Circuits Inc – compression and non compression type shock-proof memory controller

SM5902AF
86H (digital audio interface settings)
- CP1, CP2 (channel status and clock accuracy set-
ting)
When 0 and 0: Level 2 (max ± 300 ppm)
When 0 and 1: Level 3I (max ± 10%)
When 1 and 0: Level 1 (max ± 50 ppm)
When 1 and 1: Not supported
- LBIT (digital audio signal generation logic)
When 1: Not assigned
When 0: Post-recording software
- DIT (digital audio interface enable)
When 1: DIT output enable
When 0: DIT LOW-level output
87H (subcode Q data setting)
- QAD3 to QAD0 (Q data setting and word address
specification)
QAD3 (MSB) to QAD0 (LSB) specify one of 10
valid addresses in the range 0000 to 1001.
If an address in the range 1010 to 1111 is speci-
fied, the data on QD7 to QD0 is ignored.
Note that writing to address 1001 also functions
as the write stop command.
- QD7 to QD0 (Q data setting and word data)
The CD Q-channel has the general data format
shown below.
The write data required to fully specify the Q data
is the 80 bits comprising CONTROL, ADR, and
DATA-Q.
The CRC write data is not required because it is
generated by recalculation.
S0, S1
bit
Control ADR
DATA-Q
0123456789
80 bit
96 bit
78 79 80
CRC
S0, S1
95
Adderss map for Q data setting beuffer
QAD3 QAD2 QAD1 QAD0 QD7
0
0
0
0 CTL0
0
0
0
1 DQ1
0
0
1
0 DQ9
0
0
1
1 DQ17
0
1
0
0 DQ25
0
1
0
1 DQ33
0
1
1
0 DQ41
0
1
1
1 DQ49
1
0
0
0 DQ57
1
0
0
1 DQ65
QD6
CTL1
DQ2
DQ10
DQ18
DQ26
DQ34
DQ42
DQ50
DQ58
DQ66
QD5
CTL2
DQ3
DQ11
DQ19
DQ27
DQ35
DQ43
DQ51
DQ59
DQ67
QD4
CTL3
DQ4
DQ12
DQ20
DQ28
DQ36
DQ44
DQ52
DQ60
DQ68
QD3
ADR3
DQ5
DQ13
DQ21
DQ29
DQ37
DQ45
DQ53
DQ61
DQ69
QD2
ADR2
DQ6
DQ14
DQ22
DQ30
DQ38
DQ46
DQ54
DQ62
DQ70
QD1
ADR1
DQ7
DQ15
DQ23
DQ31
DQ39
DQ47
DQ55
DQ63
DQ71
QD0
ADR0
DQ8
DQ16
DQ24
DQ32
DQ40
DQ48
DQ56
DQ64
DQ72
- Subcode Q data setting process
Initially, data is written to word address range
0000 to 1000, and then data is written to address
1001. Next, only data that needs to be changed
is written if the 91H command QRDY bit is 1, and
then address 1001 is written again. Note that
when shockproof mode is ON, the Q data is
specified according to the data output from the
SM5902AF.
NIPPON PRECISION CIRCUITS-22