MC9S12A128 Datasheet, PDF (80/92 Pages) Motorola, Inc – Microcontroller unit (MCU)

A.6 SPI
MC9S12A128 Device Guide — V01.01
A.6.1 Master Mode
Figure A-5 and Figure A-6 illustrate the master mode timing. Timing values are shown in Table A-17.
SS¹
(OUTPUT)
SCK
(CPOL = 0)
(OUTPUT)
2
1
4
4
SCK
(CPOL = 1)
(OUTPUT)
MISO
(INPUT)
5
6
MSB IN²
BIT 6 . . . 1
MOSI
(OUTPUT)
9
MSB OUT²
9
BIT 6 . . . 1
1. If configured as output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
11
3
12
LSB IN
10
LSB OUT
Figure A-5 SPI Master Timing (CPHA = 0)
SS¹
(OUTPUT)
SCK
(CPOL = 0)
(OUTPUT)
SCK
(CPOL = 1)
(OUTPUT)
MISO
(INPUT)
1
2
4
4
5
6
MSB IN²
9
MOSI
(OUTPUT)
PORT DATA
MASTER MSB OUT²
1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
12
11
BIT 6 . . . 1
10
BIT 6 . . . 1
11
3
12
LSB IN
MASTER LSB OUT
Figure A-6 SPI Master Timing (CPHA =1)
PORT DATA
80