MC74HC4046A Datasheet, PDF (1/15 Pages) ON Semiconductor – Phase-Locked Loop

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Phase-Locked Loop
High–Performance Silicon–Gate CMOS
The MC574HC4046A is similar in function to the MC14046 Metal gate
CMOS device. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LSTTL outputs.
The HC4046A phase–locked loop contains three phase comparators, a
voltage–controlled oscillator (VCO) and unity gain op–amp DEMOUT. The
comparators have two common signal inputs, COMPIN, and SIGIN. Input
SIGIN and COMPIN can be used directly coupled to large voltage signals, or
indirectly coupled (with a series capacitor to small voltage signals). The
self–bias circuit adjusts small voltage signals in the linear region of the
amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error
signal PC1OUT and maintains 90 degrees phase shift at the center
frequency between SIGIN and COMPIN signals (both at 50% duty cycle).
Phase comparator 2 (with leading–edge sensing logic) provides digital error
signals PC2OUT and PCPOUT and maintains a 0 degree phase shift
between SIGIN and COMPIN signals (duty cycle is immaterial). The linear
VCO produces an output signal VCOOUT whose frequency is determined by
the voltage of input VCOIN signal and the capacitor and resistors connected
to pins C1A, C1B, R1 and R2. The unity gain op–amp output DEMOUT with
an external resistor is used where the VCOIN signal is needed but no loading
can be tolerated. The inhibit input, when high, disables the VCO and all
op–amps to minimize standby power consumption.
Applications include FM and FSK modulation and demodulation, frequen-
cy synthesis and multiplication, frequency discrimination, tone decoding,
data synchronization and conditioning, voltage–to–frequency conversion
and motor speed control.
• Output Drive Capability: 10 LSTTL Loads
• Low Power Consumption Characteristic of CMOS Devices
• Operating Speeds Similar to LSTTL
• Wide Operating Voltage Range: 3.0 to 6.0 V
• Low Input Current: 1.0 µA Maximum (except SIGIN and COMPIN)
• In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
• Low Quiescent Current: 80 µA Maximum (VCO disabled)
• High Noise Immunity Characteristic of CMOS Devices
• Diode Protection on all Inputs
• Chip Complexity: 279 FETs or 70 Equivalent Gates
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Symbol
PCPOUT
PC1OUT
COMPIN
VCOOUT
INH
C1A
C1B
GND
VCOIN
DEMOUT
R1
R2
PC2OUT
SIGIN
PC3OUT
VCC
Name and Function
Phase Comparator Pulse Output
Phase Comparator 1 Output
Comparator Input
VCO Output
Inhibit Input
Capacitor C1 Connection A
Capacitor C1 Connection B
Ground (0 V) VSS
VCO Input
Demodulator Output
Resistor R1 Connection
Resistor R2 Connection
Phase Comparator 2 Output
Signal Input
Phase Comparator 3 Output
Positive Supply Voltage
10/95
© Motorola, Inc. 1995
3–1
MC74HC4046A
16
1
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
16
1
D SUFFIX
SOIC PACKAGE
CASE 751B–05
ORDERING INFORMATION
MC74HCXXXXAN Plastic
MC74HCXXXXAD SOIC
PIN ASSIGNMENT
PCPout 1
PC1out 2
COMPin 3
VCOout 4
INH 5
C1A 6
C1B 7
GND 8
16 VCC
15 PC3out
14 SIGin
13 PC2out
12 R2
11 R1
10 DEMout
9 VCOin
REV 6