 English |
|
|
|
|
|
|
|
| MT48LC16M16A2P-75DTR Datasheet, PDF (77/86 Pages) Micron Technology – SDR SDRAM MT48LC64M4A2 – 16 Meg x 4 x 4 banks MT48LC32M8A2 – 8 Meg x 8 x 4 banks MT48LC16M16A2 – 4 Meg x 16 x 4 banks | |||
| |||
| ◁ |
Figure 50: Single WRITE With Auto Precharge
T0
T1
T2
T3
T4
CLK
tCK
tCKS tCKH
tCL
tCH
CKE
tCMS tCMH
Command
ACTIVE
NOP
WRITE
NOP
NOP
DQM
tCMS tCMH
Address
A10
BA0, BA1
tAS tAH
Row
tAS tAH
Row
tAS tAH
Bank
Column m
Enable auto precharge
Bank
DQ
tRCD
tRAS
tRC
tDS tDH
DIN
tWR
Note: 1. For this example, BL = 1.
256Mb: x4, x8, x16 SDRAM
PRECHARGE Operation
T5
T6
T7
T8
NOP
NOP
ACTIVE
NOP
Row
Row
Bank
tRP
Donât Care
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. U 05/13 EN
77
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 1999 Micron Technology, Inc. All rights reserved.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese