MT48LC16M16A2P-75DTR Datasheet, PDF(61/86 Page) Micron Technology – SDR SDRAM MT48LC64M4A2 – 16 Meg x 4 x 4 banks MT48LC32M8A2 – 8 Meg x 8 x 4 banks MT48LC16M16A2

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MT48LC16M16A2P-75DTR Datasheet, PDF (61/86 Pages) Micron Technology – SDR SDRAM MT48LC64M4A2 – 16 Meg x 4 x 4 banks MT48LC32M8A2 – 8 Meg x 8 x 4 banks MT48LC16M16A2 – 4 Meg x 16 x 4 banks

◁

Figure 33: Random WRITE Cycles

CLK

256Mb: x4, x8, x16 SDRAM

WRITE Operation

Command

WRITE

Address

Bank,

Col n

Bank,

Col a

Bank,

Col x

Bank,

Col m

DIN

Transitioning data

Donât Care

Note: 1. Each WRITE command can be issued to any bank. DQM is LOW.

Figure 34: WRITE-to-READ

CLK

Command

WRITE

NOP

READ

NOP

Address

Bank,

Col n

Bank,

Col b

DIN

DOUT

Transitioning data

Donât Care

Note: 1. The WRITE command can be issued to any bank, and the READ command can be to any

bank. DQM is LOW. CL = 2 for illustration.

PDF: 09005aef8091e6d1

256Mb_sdr.pdf - Rev. U 05/13 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

▷