English
Language : 

MT48LC16M16A2TG-75ITD Datasheet, PDF (28/86 Pages) Micron Technology – 256Mb: x4, x8, x16 SDRAM
256Mb: x4, x8, x16 SDRAM
Electrical Specifications – AC Operating Conditions
Table 12: Electrical Characteristics and Recommended AC Operating Conditions (Continued)
Notes 1–5 apply to all parameters and conditions
Parameter
Symbol
Exit SELF REFRESH-to-ACTIVE command
tXSR
-6A
Min Max
67
–
-7E
Min Max
67
–
-75
Min Max
75
–
Unit Notes
ns
15
Table 13: AC Functional Characteristics
Notes 2–5 apply to all parameters and conditions
Parameter
Symbol -6A -7E -75 Unit Notes
Last data-in to burst STOP command
tBDL
1
1
1
tCK
16
READ/WRITE command to READ/WRITE command
tCCD
1
1
1
tCK
16
Last data-in to new READ/WRITE command
tCDL
1
1
1
tCK
16
CKE to clock disable or power-down entry mode
tCKED
1
1
tCK
17
Data-in to ACTIVE command
tDAL
5
4
5
tCK 18, 19
Data-in to PRECHARGE command
tDPL
2
2
2
tCK 19, 20
DQM to input data delay
tDQD
0
0
0
tCK
16
DQM to data mask during WRITEs
tDQM
0
0
0
tCK
16
DQM to data High-Z during READs
tDQZ
2
2
2
tCK
16
WRITE command to input data delay
tDWD
0
0
0
tCK
16
LOAD MODE REGISTER command to ACTIVE or REFRESH command
tMRD
2
2
2
tCK
21
CKE to clock enable or power-down exit setup mode
tPED
1
1
1
tCK
17
Last data-in to PRECHARGE command
tRDL
2
2
2
tCK 19, 20
Data-out High-Z from PRECHARGE command CL = 3
tROH(3)
3
3
3
tCK
16
CL = 2
tROH(2)
2
2
2
tCK
16
CL = 1
tROH(1)
1
–
–
tCK
16
Notes:
1. Minimum specifications are used only to indicate the cycle time at which proper opera-
tion over the full temperature range is ensured:
0˚C ≤ TA ≤ +70˚C (commercial)
-40˚C ≤ TA ≤ +85˚C (industrial)
-40˚C ≤ TA ≤ +105˚C (automotive)
2. An initial pause of 100μs is required after power-up, followed by two AUTO REFRESH
commands, before proper device operation is ensured. (VDD and VDDQ must be powered
up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH
command wake-ups should be repeated any time the tREF refresh requirement is excee-
ded.
3. In addition to meeting the transition rate specification, the clock and CKE must transit
between VIH and VIL (or between VIL and VIH) in a monotonic manner.
4. Outputs measured at 1.5V with equivalent load:
Q
50pF
5. AC operating and IDD test conditions have VIL = 0V and VIH = 3.0V using a measurement
reference level of 1.5V. If the input transition time is longer than 1ns, then the timing is
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. S 12/12 EN
28
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 1999 Micron Technology, Inc. All rights reserved.