|
EQCO62R20.3 Datasheet, PDF (5/34 Pages) Microchip Technology – EQCO62R20.3 6.25 Gbps Asymmetric Coax Equalizer | |||
|
◁ |
EQCO62R20.3/EQCO31R20.3
1.1 Pinout and Pin Description
FIGURE 1-2:
EQCO62R20.3 PIN DIAGRAM(VIEWED FROM TOP)
VCC NC
16
15
NC VCC
14
13
GND 1
12 GND
SDIp 2
11 SDOp
SDIn 3
EQCO62R20.3
10 SDOn
GND 4
GND TAB
9 GND
5
6
7
8
LFI AmpR RiseR NC
TABLE 1-1: EQCO62R20.3 PIN DESCRIPTIONS
Pin Number
Pin Name
Signal Type
Description
(TAB)
13, 16
1, 4, 9, 12
2, 3
11, 10
5
6
7
8, 14, 15
GND
VCC
GND
SDIp, SDIn
Power
Power
Power
CML Input
SDOp/SDOn CML Output
LFI
Input
AmpR
Input
RiseR
Input
NC
â
Use as single-point ground.
Connect to 1.2V of power supply.
Connect to ground of power supply.
Serial input positive/negative differential serial input. Connect
SDIn to shield of cable via termination network. External 15â¦
resistors required.
Serial output positive/negative differential serial output.
Output has a swing of 2x600 mV and has 2x50⦠on-chip
termination resistors.
Uplink input signal. LVTTL signal with 1.2V input swing.
External series resistor is required for 2.5V (3.9 kâ¦) or 3.3V
(6.2 kâ¦) input swing.
Connected to VCC by a resistor that selects output swing of
the uplink signal. Typical value is Ramp = 1.2 k⦠for rise/fall
times of 11 ns.
Connected to VCC by a resistor that selects rise time of the
uplink signal. Typical value is Rrise = 10 k⦠for rise/fall times
of 11 ns.
Do not connect. Leave these pins floating. Used for
internal testing.
ï£ 2012-2016 Microchip Technology Inc.
DS60001302B-page 5
|
▷ |