English
Language : 

MIC4102_11 Datasheet, PDF (8/17 Pages) MIC GROUP RECTIFIERS – 100V Half Bridge MOSFET Driver with Anti-Shoot Through Protection PRELIMINARY SPECIFICATIONS
Micrel, Inc.
Timing Diagrams
tHOON
30ns
60ns
HO
4
tHOOFF
45ns
70ns
6
tLOON
30ns
70ns
2
LO
3. VLOOFF <1.7V
8
Switch node
(HS Pin)
7. VSWth <(VDD-2.5V)
MIC4102
10
PWM 1
5
tLOOFF
30ns
60ns
LS
Time Point Action
1-2 PWM signal goes high. This initiates the LO
signal to go low. The delay between PWM high to
(VLO –10%) is typically 30ns (tLOOFF)
2-4 LO goes low. When LO reaches 1.7V (VLOOFF) the
low side MOSFET is deemed to be off. The high
side output HO then goes high. The delay
between 3 and 4 is typically 30ns (THOON); this
allows for large turn off delay times of MOSFETs.
5-7 PWM goes low; HO goes low, typically within
45ns, tHOOFF. The switch node (HS pin) is then
monitored; when the switch node is VDD-2.5V
(VSWTH) the high side MOSFET is deemed to be
off and the LO output goes high within typically
30ns (tLOON ). This is controlled by a one shot and
remains high until PWM goes high. This is
tLSOFF
36ns
70ns
9
8-10
because it is possible to have the SW node
oscillate, and could easily bounce through 10V
level. If the LO high transition has not happened
within 250ns, it is forced to happen, unless the LS
input is low.
If at any time after 7 has occurred and LS pin
goes low, the LO output will turn off within 36ns
(VLSOFF). HO will remain off. The LS pin
overrides all shoot through control logic. If LS is
low at the start of the next cycle when PWM
signal goes high then HO shall switch transition
1-4 as normal. I.e. PWM signal equals HO output,
LO = 0V.
November 2006
8
M9999-112806