English
Language : 

MIC4102_11 Datasheet, PDF (16/17 Pages) MIC GROUP RECTIFIERS – 100V Half Bridge MOSFET Driver with Anti-Shoot Through Protection PRELIMINARY SPECIFICATIONS
Micrel, Inc.
F
Figure 11. Typical Converter Power Stage
MIC4102
Figure 12. Typical Layout of a Synchronous Buck Converter Power Stage
1. The circuit is configured as a synchronous buck
power stage. The high-side MOSFET drain
connects to the input supply voltage (drain) and
the source connects to the switching node. The
low-side MOSFET drain connects to the
switching node and its source is connected to
ground. The buck converter output inductor (not
shown) would connect to the switching node.
The high-side drive trace, HO, is routed on top
of its return trace, HS, to minimize loop area and
parasitic inductance. The low-side drive trace,
LO is routed over the ground plane which
minimizes the impedance of that current path.
The decoupling capacitors, CB and CVDD are
placed to minimize etch length between the
capacitors and their respective pins. This close
placement is necessary to efficiently charge
capacitor CB when the HS node is low. All
traces are 0.025” wide or greater to reduce
impedance. Cin is used to decouple the high
current path through the MOSFETs.
November 2006
16
M9999-112806