MAX1438 Datasheet, PDF (5/22 Pages) Maxim Integrated Products – Octal, 12-Bit, 65Msps, 1.8V ADC with Serial LVDS Outputs Serial LVDS Outputs

Octal, 12-Bit, 65Msps, 1.8V ADC
with Serial LVDS Outputs
ELECTRICAL CHARACTERISTICS (continued)
(V_AVDD = 1.8V, V_OVDD = 1.8V, V_CVDD = 3.3V, V_GND = 0V, external V_REFIO = 1.24V, C_REFIO = 0.1µF, C_REFP = 10µF, C_REFN = 10µF,
f_CLK = 65MHz (50% duty cycle), V_DT = 0V, T_A = T_MIN to T_MAX, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)
PARAMETER
SYMBOL
TIMING CHARACTERISTICS (Note 8)
CONDITIONS
MIN
TYP
MAX UNITS
Data Valid to CLKOUT Rise/Fall
CLKOUT Output-Width High
CLKOUT Output-Width Low
FRAME Rise to CLKOUT Rise
t_OD Figure 5 (Note 9)
t_CH Figure 5
t_CL Figure 5
t_CF Figure 4 (Note 9)
(t_SAMPLE /24) (t_SAMPLE /24)
ns
- 0.15
+ 0.15
t_SAMPLE /12
ns
t_SAMPLE /12
ns
(t_SAMPLE /24) (t_SAMPLE /24)
- 0.15
+ 0.15
ns
Sample CLK Rise to FRAME Rise
Crosstalk
Gain Matching
Phase Matching
t_SF
C_GM
C_PM
Figure 4 (Note 9)
(Note 4)
f_IN = 5.3MHz (Note 4)
f_IN = 5.3MHz (Note 4)
(t_SAMPLE /2)
+ 1.1
(t_SAMPLE /2)
+ 2.6
-85
±0.1
±0.25
ns
dB
dB
D eg r ees
Note 2: Specifications at T_A ≥ +25°C are guaranteed by production testing. Specifications at T_A < +25°C are guaranteed by design
and characterization and not subject to production testing.
Note 3: All capacitances are between the indicated pin and GND, unless otherwise noted.
Note 4: See definition in the Parameter Definitions section at the end of this data sheet.
Note 5: See the Common-Mode Output (CMOUT) section.
Note 6: Connect REFADJ to GND directly to enable internal reference mode. Connect REFADJ to AVDD directly to disable the inter-
nal bandgap reference and enable external reference mode.
Note 7: Measured using C_REFP to GND = 1µF and C_REFN to GND = 1µF. t_ENABLE time may be lowered by using smaller capacitor values.
Note 8: Data valid to CLKOUT rise/fall timing is measured from 50% of data output level to 50% of clock output level.
Note 9: Guaranteed by design and characterization. Not subject to production testing.
Typical Operating Characteristics
(V_AVDD = 1.8V, V_OVDD = 1.8V, V_CVDD = 3.3V, V_GND = 0V, internal reference, differential input at -0.5dBFS, f_IN = 5.3MHz, f_CLK = 65MHz
(50% duty cycle), V_DT = 0V, C_LOAD = 10pF, T_A = +25°C, unless otherwise noted.)
FFT PLOT
(16,384-POINT DATA RECORD)
0
-10
f_CLK = 65.4966636MHz
f_IN = 5.304814MHz
-20
A_IN = -0.5dBFS
-30
SNR = 70.120dB
SINAD = 70.112dB
-40
THD = -97.686dBc
-50
SFDR = 95.406dBc
-60
-70
-80
HD2 HD3
-90
FFT PLOT
(16,384-POINT DATA RECORD)
0
-10
f_CLK = 65.4966637MHz
f_IN = 30.313794MHz
-20 A_IN = -0.5dBFS
-30 ^{SNR = 69.584dB}
SINAD = 69.516dB
-40 _{THD = -97.316dBc}
-50 ^{SFDR = 94.713dBc}
-60
-70
-80 _HD2
HD3
-90
CROSSTALK
(16,384-POINT DATA RECORD)
0
MEASURED ON CHANNEL 1,
-10
WITH INTERFERING SIGNAL
-20
ON CHANNEL 2
-30
f_IN(IN1) = 5.304814MHz
f_IN(IN2) = 30.3189139MHz
-40
CROSSTALK = 85.4dB
-50
-60
f_IN(IN2)
-70
-80
-90
-100
-110
0
5 10 15 20 25 30
FREQUENCY (MHz)
-100
-110
0
5 10 15 20 25 30
FREQUENCY (MHz)
-100
-110
0
5 10 15 20 25 30
FREQUENCY (MHz)
_______________________________________________________________________________________ 5