English
Language : 

MAX15003 Datasheet, PDF (20/32 Pages) Maxim Integrated Products – Triple-Output Buck Controller with Tracking/Sequencing
Triple-Output Buck Controller with
Tracking/Sequencing
Setting the Current Limit
Connect a 25kΩ to 150kΩ resistor, RILIM, from ILIM to
SGND to program the valley current-limit threshold
(VCL) from 50mV to 300mV. ILIM sources 20µA out to
RILIM. The resulting voltage divided by 10 is the valley
current-limit threshold.
The MAX15003 uses a valley current-sense method for
current limiting. The voltage drop across the low-side
MOSFET due to its on-resistance is used to sense the
inductor current. The voltage drop (VVALLEY) across the
low-side MOSFET at the valley point and at ILOAD is:
VVALLEY
= RDS(ON)
×
⎛
⎝⎜
ILOAD
−
∆IP − P
2
⎞
⎠⎟
RDS(ON) is the on-resistance of the low-side MOSFET,
ILOAD is the rated load current, and ∆IP-P is the peak-
to-peak inductor current.
The RDS(ON) of the MOSFET varies with temperature.
Calculate the RDS(ON) of the MOSFET at its operating
junction temperature at full load using the MOSFET
datasheet. To compensate for this temperature varia-
tion, the 20µA ILIM reference current has a temperature
coefficient of 3333ppm/°C. This allows the valley cur-
rent-limit threshold (VCL) to track and partially compen-
sate for the increase in the synchronous MOSFET’s
RDS(ON) with increasing temperature. Use the following
equation to calculate RILIM:
( ) RILIM =
RDS(ON)
×⎛⎝⎜ICL(MAX)
−
∆IP−P
2
⎞
⎠⎟
×10
20×10−6 ⎡⎣⎢1+3.333×10−3
T − 25°C
⎤
⎦⎥
Figure 4 illustrates the effect of the MAX15003 ILIM ref-
erence current temperature coefficient to compensate
for the variation of the MOSFET RDS(ON) over the oper-
ating junction temperature range.
Power MOSFET Selection
When choosing the MOSFETs, consider the total gate
charge, RDS(ON), power dissipation, the maximum drain-
to-source voltage and package thermal impedance. The
product of the MOSFET gate charge and on-resistance is
a figure of merit, with a lower number signifying better
performance. Choose MOSFETs that are optimized for
high-frequency switching applications. The average gate-
drive current from the MAX15003’s output is proportional
to the frequency and gate charge required to drive the
MOSFET. The power dissipated in the MAX15003 is pro-
portional to the input voltage and the average drive cur-
rent (see the Power Dissipation section).
VALLEY CURRENT-LIMIT THRESHOLD
AND RDS(ON) vs. TEMPERATURE
1.5
1.4
RDS(ON)
1.3
1.2
1.1
VILIM
1.0
0.9
0.8
0.7
0.6
RILIM = 25.5kΩ
0.5
-50 -30 -10 10 30 50 70 90 110 130 150
TEMPERATURE (°C)
Figure 4. Current-Limit Trip Point and VRDS(ON) vs.
Temperature
Compensation Design Guidelines
The MAX15003 uses a fixed-frequency, voltage-mode
control scheme that regulates the output voltage by dif-
ferentially comparing the “sampled” output voltage
against a fixed reference. The subsequent error voltage
that appears at the error amplifier output (COMP) is
compared against an internal ramp voltage to generate
the required duty cycle of the pulse-width modulator. A
second order lowpass LC filter removes the switching
harmonics and passes the DC component of the pulse-
width-modulated signal to the output. The LC filter,
which has an attenuation slope of -40dB/decade, intro-
duces 180° of phase shift at frequencies above the LC
resonant frequency. This phase shift, in addition to the
inherent 180° of phase shift of the regulator’s self-gov-
erning (negative) feedback system, poses the potential
for positive feedback. The error amplifier and its associ-
ated circuitry are designed to compensate for this insta-
bility to achieve a stable closed-loop system.
The basic regulator loop consists of a power modulator
(comprises the regulator’s pulse-width modulator, asso-
ciated circuitry, and LC filter), an output feedback
divider, and an error amplifier. The power modulator
has a DC gain set by VIN / VRAMP, with a double pole
and a single zero set by the output inductance (L), the
output capacitance (COUT), and its equivalent series
resistance (ESR). A second, higher frequency zero also
exists, which is a function of the output capacitor’s ESR
and ESL); though only taken into account when using
very high-quality filter components and/or frequencies
of operation.
20 ______________________________________________________________________________________