English
Language : 

MAX13171E Datasheet, PDF (17/38 Pages) Maxim Integrated Products – Multiprotocol, Pin-Selectable Data Interface Chipset
Multiprotocol, Pin-Selectable
Data Interface Chipset
MAX13173E Pin Description
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18, 25, 31, 35
19
20
21
22
23
24
26
27
28
29
30
32
33
34
36
NAME
T1IN
Transmitter 1 Logic Input
FUNCTION
VCC
Device Supply Voltage. Bypass VCC with a 4.7µF capacitor to ground as close as possible to
the device.
T2IN
T3IN
Transmitter 2 Logic Input
Transmitter 3 Logic Input
VL
Logic-Supply Reference Input. VL determines the voltage level of the logic interface. Bypass VL
with a 0.1µF capacitor to ground, as close as possible to the device.
R1OUT
R2OUT
R3OUT
R5OUT/T5IN
Receiver 1 Logic Output with Internal Pullup to VL
Receiver 2 Logic Output with Internal Pullup to VL
Receiver 3 Logic Output with Internal Pullup to VL
Receiver 5 Logic Output/Transmitter 5 Logic Input
T4IN
Transmitter 4 Logic Input
R4OUT
Receiver 4 Logic Output
M0
M1
M2
DCE/DTE
INVERT
Mode-Select 0 Input with Internal Pullup to VL
Mode-Select 1 Input with Internal Pullup to VL
Mode-Select 2 Input with Internal Pullup to VL
DCE/DTE Mode-Select Input with Internal Pullup to VL
T4/R4 and T5/R5 Select Input with Internal Pullup to VL. INVERT reverses the action of DCE/DTE
for channels 4 and 5.
T4OUTA/R4INA Transmitter 4 Inverting Output/Receiver 4 Inverting Input
GND
Ground
R3INB
Receiver 3 Noninverting Input
R3INA
Receiver 3 Inverting Input
R2INB
Receiver 2 Noninverting Input
R2INA
Receiver 2 Inverting Input
T3OUTB/R1INB Transmitter 3 Noninverting Output/Receiver 1 Noninverting Input
T3OUTA/R1INA Transmitter 3 Inverting Output/Receiver 1 Inverting Input
T2OUTB Transmitter 2 Noninverting Output
T2OUTA Transmitter 2 Inverting Output
T1OUTB Transmitter 1 Noninverting Output
T1OUTA Transmitter 1 Inverting Output
T5OUTA/R5INA Transmitter 5 Inverting Output/Receiver 5 Inverting Input
VEE
Charge-Pump Negative-Supply Output. Connect a 4.7µF ceramic capacitor from VEE to ground
as close as possible to the device.
C2-
VEE Charge-Pump Flying-Capacitor Negative Terminal. Connect a 1µF ceramic capacitor
between C2+ and C2-.
C2+
VEE Charge-Pump Flying-Capacitor Positive Terminal. Connect a 1µF ceramic capacitor
between C2+ and C2-.
C1-
VDD Charge-Pump Flying-Capacitor Negative Terminal. Connect a 1µF ceramic capacitor
between C1+ and C1-.
______________________________________________________________________________________ 17