DS80C400_03 Datasheet, PDF (1/96 Pages) Maxim Integrated Products – Network Microcontroller

DS80C400
Network Microcontroller
www.maxim-ic.com
GENERAL DESCRIPTION
The DS80C400 network microcontroller offers the highest
integration available in an 8051 device. Peripherals include
a 10/100 Ethernet MAC, three serial ports, a CAN 2.0B
controller, 1-Wire^® Master, and 64 I/O pins.
To enable access to the network, a full application-
accessible TCP IPv4/6 network stack and OS are provided
in ROM. The network stack supports up to 32 simultaneous
TCP connections and can transfer up to 5Mbps through the
Ethernet MAC. Its maximum system-clock frequency of
75MHz results in a minimum instruction cycle time of 54ns.
Access to large program or data memory areas is
simplified with a 24-bit addressing scheme that supports up
to 16MB of contiguous memory.
To accelerate data transfers between the microcontroller
and memory, the DS80C400 provides four data pointers,
each of which can be configured to automatically increment
or decrement upon execution of certain data pointer-related
instructions. The DS80C400’s hardware math accelerator
further increases the speed of 32-bit and 16-bit multiply
and divide operations as well as high-speed shift,
normalization, and accumulate functions.
The High-Speed Microcontroller User’s Guide and the High-Speed
Microcontroller User’s Guide: DS80C400 Supplement should be
used in conjunction with this data sheet. Download both at:
www.maxim-ic.com/microcontrollers.
APPLICATIONS
Industrial Control/Automation
Environmental Monitoring
Data Converters (Serial-to-
Ethernet, CAN-to-
Ethernet)
Network Sensors
Vending
Home/Office Automation
Remote Data Collection
Equipment
Transaction/Payment
Terminals
ORDERING INFORMATION
PART
TEMP RANGE
MAX CLOCK
SPEED
PIN-
PACKAGE
DS80C400-FNY -40°C to +85°C
75MHz
100 LQFP
1-Wire is a registered trademark of Dallas Semiconductor.
Magic Packet is a trademark of Advanced Micro Devices, Inc.
DeviceNet is a trademark of Open DeviceNet Vendor Association, Inc.
FEATURES
§ High-Performance Architecture
Single 8051 Instruction Cycle in 54ns
DC to 75MHz Clock Rate
Flat 16MB Address Space
Four Data Pointers with Auto-Increment/
Decrement and Select-Accelerate Data Movement
16/32-Bit Math Accelerator
§ Multitiered Networking and I/O
10/100 Ethernet Media Access Controller (MAC)
CAN 2.0B Controller
1-Wire Net Controller
Three Full-Duplex Hardware Serial Ports
Up to Eight Bidirectional 8-Bit Ports (64 Digital I/O
Pins)
§ Robust ROM Firmware
Supports Network Boot Over Ethernet Using DHCP
and TFTP
Full, Application-Accessible TCP/IP Network Stack
Supports IPv4 and IPv6
Implements UDP, TCP, DHCP, ICMP, and IGMP
Preemptive, Priority-Based Task Scheduler
MAC Address can Optionally be Acquired from IEEE-
Registered DS2502-E48
§ 10/100 Ethernet Mac
Flexible IEEE 802.3 MII (10/100Mbps) and ENDEC
(10Mbps) Interfaces Allow Selection of PHY
Low-Power Operation
Ultra-Low-Power Sleep Mode with Magic Packet^™
and Wake-Up Frame Detection
8kB On-Chip Tx/Rx Packet Data Memory with Buffer
Control Unit Reduces Load on CPU
Half- or Full-Duplex Operation with Flow Control
Multicast/Broadcast Address Filtering with VLAN
Support
§ Full-Function CAN 2.0B Controller
15 Message Centers
Supports Standard (11-Bit) and Extended (29-Bit)
Identifiers and Global Masks
Media Byte Filtering to Support DeviceNet^™, SDS, and
Higher Layer CAN Protocols
Auto-Baud Mode and SIESTA Low-Power Mode
§ Integrated Primary System Logic
16 Total Interrupt Sources with Six External
Four 16-Bit Timer/Counters
2x/4x Clock Multiplier Reduces Electromagnetic
Interference (EMI)
Programmable Watchdog Timer
Oscillator-Fail Detection
Programmable IrDA Clock
Features continued on page 32.
Pin Configuration appears at end of data sheet.
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.
1 of 96
REV: 102103