English
Language : 

LTC3831 Datasheet, PDF (9/20 Pages) Linear Technology – High Power Synchronous Switching Regulator Controller for DDR Memory Termination
LTC3831
APPLICATIO S I FOR ATIO
comparator forces the output to 0% duty cycle if the
feedback signal is greater than 3% above VREF. To prevent
these two comparators from triggering due to noise, the
MIN and MAX comparators’ response times are deliber-
ately delayed by two to three microseconds. These two
comparators help prevent extreme output perturbations
with fast output load current transients, while allowing the
main feedback loop to be optimally compensated for
stability.
Thermal Shutdown
The LTC3831 has a thermal protection circuit that disables
both gate drivers if activated. If the chip junction tempera-
ture reaches 150°C, both TG and BG are pulled low. TG and
BG remain low until the junction temperature drops below
125°C, after which, the chip resumes normal operation.
Soft-Start and Current Limit
The LTC3831 includes a soft-start circuit that is used for
start-up and current limit operation. The SS pin requires
an external capacitor, CSS, to GND with the value deter-
mined by the required soft-start time. An internal 12µA
current source is included to charge CSS. During power-
up, the COMP pin is clamped to a diode drop (B-E junction
of QSS in the Block Diagram) above the voltage at the SS
pin. This prevents the error amplifier from forcing the loop
to maximum duty cycle. The LTC3831 operates at low duty
cycle as the SS pin rises above 0.6V (VCOMP ≈ 1.2V). As SS
continues to rise, QSS turns off and the error amplifier
takes over to regulate the output. The MIN comparator is
disabled during soft-start to prevent it from overriding the
soft-start function.
The LTC3831 includes yet another feedback loop to con-
trol operation in current limit. Just before every falling
edge of TG, the current comparator, CC, samples and
holds the voltage drop measured across the external
upper MOSFET, Q1, at the IFB pin. CC compares the voltage
at IFB to the voltage at the IMAX pin. As the peak current
rises, the measured voltage across Q1 increases due to the
drop across the RDS(ON) of Q1. When the voltage at IFB
drops below IMAX, indicating that Q1’s drain current has
exceeded the maximum level, CC starts to pull current out
of CSS, cutting the duty cycle and controlling the output
current level. The CC comparator pulls current out of the
SS pin in proportion to the voltage difference between IFB
and IMAX. Under minor overload conditions, the SS pin
falls gradually, creating a time delay before current limit
takes effect. Very short, mild overloads may not affect the
output voltage at all. More significant overload conditions
allow the SS pin to reach a steady state, and the output
remains at a reduced voltage until the overload is re-
moved. Serious overloads generate a large overdrive at
CC, allowing it to pull SS down quickly and preventing
damage to the output components. By using the RDS(ON)
of Q1 to measure the output current, the current limiting
circuit eliminates an expensive discrete sense resistor that
would otherwise be required. This helps minimize the
number of components in the high current path.
The current limit threshold can be set by connecting an
external resistor RIMAX from the IMAX pin to the main VIN
supply at the drain of Q1. The value of RIMAX is determined
by:
RIMAX = (ILMAX)(RDS(ON)Q1)/IIMAX
where:
ILMAX = ILOAD + (IRIPPLE/2)
ILOAD= Maximum load current
IRIPPLE = Inductor ripple current
( ) =
(VIN – VOUT)(VOUT
fOSC (LO)(VIN)
)
fOSC = LTC3831 oscillator frequency = 200kHz
LO = Inductor value
RDS(ON)Q1 = On-resistance of Q1 at ILMAX
IIMAX = Internal 12µA sink current at IMAX
The RDS(ON) of Q1 usually increases with temperature. To
keep the current limit threshold constant, the internal
12µA sink current at IMAX is designed with a positive
temperature coefficient to provide first order correction
for the temperature coefficient of RDS(ON)Q1.
In order for the current limit circuit to operate properly and
to obtain a reasonably accurate current limit threshold, the
3831f
9