ISL6312A_15 Datasheet, PDF (8/36 Pages) Intersil Corporation – Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10,VR11, and AMD Applications

ISL6312A
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified. (Continued)
PARAMETER
TEST CONDITIONS
MIN
MAX
(Note 7) TYP (Note 7) UNITS
PIN-ADJUSTABLE OFFSET
OFS Sink Current Accuracy (Negative Offset)
OFS Source Current Accuracy (Positive Offset)
ERROR AMPLIFIER
R_OFS = 10kfrom OFS to GND
R_OFS = 30kfrom OFS to VCC
37.0
40.0
43.0
A
50.5
53.5
56.5
A
DC Gain
Gain-Bandwidth Product
Slew Rate
Maximum Output Voltage
R_L = 10k to ground, (Note 6)
C_L = 100pF, R_L = 10k to ground, (Note 6)
C_L = 100pF, load = ±400µA, (Note 6)
Load = 1mA
-
96
-
20
-
8
3.90
4.20
-
dB
-
MHz
-
V/s
-
V
Minimum Output Voltage
Load = -1mA
-
1.30
1.5
V
SOFT-START RAMP
Soft-Start Ramp Rate
VR10/VR11, R_S = 100k
AMD
-
1.563
-
mV/µs
-
2.063
-
mV/µs
Adjustment Range of Soft-Start Ramp Rate (Note 6)
0.625
-
6.25 mV/µs
PWM OUTPUT
PWM Output Voltage LOW Threshold
Iload = ±500A
-
-
0.5
V
PWM Output Voltage HIGH Threshold
Iload = ±500A
4.5
-
-
V
CURRENT SENSING
Current Sense Resistance, R_ISEN
Sensed Current Tolerance
T = +25°C
ISEN1+ = ISEN2+ = ISEN3+ = ISEN4+ = 80µA
297
300
303

76
80
84
µA
OVERCURRENT PROTECTION
Overcurrent Trip Level - Average Channel
Normal operation
110
125
140
µA
Dynamic VID change
143
163
183
µA
Overcurrent Trip Level - Individual Channel
Normal operation
150
177
204
µA
Dynamic VID change (Note 6)
209.4
238
266.6 µA
Overcurrent Protection Voltage Threshold (IOUT)
PROTECTION
VIOUT driven to V_OCP.
1.97
2.02
2.07
V
Undervoltage Threshold
VSEN falling
55
60
65 %VID
Undervoltage Hysteresis
VSEN rising
-
10
-
%VID
Overvoltage Threshold During Soft-Start
VR10 to VR11
1.24
1.28
1.32
V
AMD
2.13
2.20
2.27
V
Overvoltage Threshold (Default)
VR10 to VR11, OVPSEL tied to ground, VSEN rising VDAC + VDAC + VDAC + V
150mV 175mV 200mV
AMD, OVPSEL tied to ground, VSEN rising
VDAC + VDAC + VDAC + V
225mV 250mV 275mV
Overvoltage Threshold (Alternate)
OVPSEL tied to +5V, VSEN rising
VDAC + VDAC + VDAC + V
325mV 350mV 375mV
Overvoltage Hysteresis
VSEN falling
-
100
-
mV
8
Submit Document Feedback
FN9290.6
January 22, 2015