English
Language : 

HC5513_03 Datasheet, PDF (4/20 Pages) Intersil Corporation – TR909 DLC/FLC SLIC with Low Power Standby
HC5513
Electrical Specifications
PARAMETER
TA = -40oC to 85oC, VCC = 5V ±5%, VEE = -5V ±5%, VBAT = -28V, AGND = BGND = 0V, RDC1 = RDC2 =
41.2kΩ, RD = 39kΩ, RSG = ∞, RF1 = RF2 = 0Ω, CHP = 10nF, CDC = 1.5µF, ZL = 600Ω. (Continued)
CONDITIONS
MIN
TYP
MAX
UNITS
2-Wire Return Loss
CHP = 20nF
0.2kHz to 0.5kHz (Note 11, Figure 6)
0.5kHz to 1.0kHz (Note 11, Figure 6)
25
-
-
dB
27
-
-
dB
1.0kHz to 3.4kHz (Note 11, Figure 6)
23
-
-
dB
TIP IDLE VOLTAGE
Active, IL = 0
Standby, IL = 0
RING IDLE VOLTAGE
-
-4
-
V
-
<0
-
V
Active, IL = 0
Standby, IL = 0
4-WIRE TRANSMIT PORT (VTX)
Overload Level
Output Offset Voltage
Output Impedance (Guaranteed by Design)
(ZL > 20kΩ, 1% THD) (Note 12, Figure 7)
EG = 0, ZL = ∞, (Note 13, Figure 7)
0.2kHz < f < 03.4kHz
-
-24
-
V
-
>-28
-
V
3.1
-
-
VPEAK
-60
-
60
mV
-
5
20
Ω
2- to 4-Wire (Metallic to VTX) Voltage Gain 0.3kHz < f < 03.4kHz (Note 14, Figure 7)
0.98
1.0
1.02
V/ V
ZD
TIP
VTX
5
21
R
VM
VS
RT
600kΩ
R
RLR
ZIN
RING
6
RSN
19
RRX
300kΩ
2.16µF
RL
600Ω
EG
TIP
C
5
VTR
IDCMET
23mA
VTX
21
RT
600kΩ VTXO
ZL
VTX
RRX
RING RSN
6
19
300kΩ
FIGURE 6. TWO-WIRE RETURN LOSS
FIGURE 7. OVERLOAD LEVEL (4-WIRE TRANSMIT PORT),
OUTPUT OFFSET VOLTAGE, 2-WIRE TO 4-WIRE
VOLTAGE GAIN AND HARMONIC DISTORTION
4-WIRE RECEIVE PORT (RSN)
DC Voltage
RX Sum Node Impedance (Guaranteed by
Design)
IRSN = 0mA
0.3kHz < f < 3.4kHz
-
0
-
V
-
-
20
Ω
Current Gain-RSN to Metallic
0.3kHz < f < 3.4kHz (Note 15, Figure 8)
980
1000
1020
Ratio
FREQUENCY RESPONSE (OFF-HOOK)
2-Wire to 4-Wire
0dBm at 1.0kHz, ERX = 0V
0.3kHz < f < 3.4kHz (Note 16, Figure 9)
-0.2
-
0.2
dB
4-Wire to 2-Wire
0dBm at 1.0kHz, EG = 0V
0.3kHz < f < 3.4kHz (Note 17, Figure 9)
-0.2
-
0.2
dB
4-Wire to 4-Wire
0dBm at 1.0kHz, EG = 0V
0.3kHz < f < 3.4kHz (Note 18, Figure 9)
-0.2
-
0.2
dB
4