English
Language : 

ISL5239 Datasheet, PDF (29/31 Pages) Intersil Corporation – Pre-Distortion Linearizer
ISL5239
BIT
FUNCTION
15:0 hm Coefficient
BIT
FUNCTION
15:0 km Coefficient
BIT
FUNCTION
15:0 lm Coefficient
BIT
FUNCTION
15:0 Gm Coefficient
BIT
FUNCTION
15:4 Reserved
3:0
DC I Offset <19:16>
BIT
FUNCTION
15:0 DC I Offset <15:0>
BIT
FUNCTION
15:4 Reserved
3:0
DC Q Offset <19:16>
BIT
FUNCTION
15:0 DC Q Offset <15:0>
TABLE 40. I-to-I (HM) COEFFICIENT
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x31
DESCRIPTION
I-to-I (hm) coefficient values loaded from the master registers to the slave registers when the user writes
the last coefficient register in control word 0x38. The slave registers are used in the datapath. All reads
return slave register values. Default 1-2(1-15).
TABLE 41. Q-to-I (KM) COEFFICIENT
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x32
DESCRIPTION
Q-to-I (km) master register. Default 0.
TABLE 42. I-to-Q (LM) COEFFICIENT
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x33
DESCRIPTION
I-to-Q (lm) master register. Default 0.
TABLE 43. Q-toQ (GM) COEFFICIENT
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x34
DESCRIPTION
Q-to-Q (Gm) master register. Default 1-2(1-15)
TABLE 44. I CHANNEL DC OFFSET MSW
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x35
DESCRIPTION
Not used.
I DC offset master register containing the upper four bits of the I DC offset.
TABLE 45. I CHANNEL DC OFFSET LSW
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x36
DESCRIPTION
I DC offset master register containing the lower 16 bits of the I DC offset.
TABLE 46. Q CHANNEL DC OFFSET MSW
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x37
DESCRIPTION
Not used.
Q DC offset master register containing the upper four bits of the Q DC offset.
TABLE 47. Q CHANNEL DC OFFSET LSW
TYPE: OUTPUT DATA CONDITIONER, ADDRESS: 0x38
DESCRIPTION
Q DC offset master register containing the lower 16 bits of the Q DC offset.
29