English
Language : 

ISL62882 Datasheet, PDF (22/42 Pages) Intersil Corporation – Multiphase PWM Regulator for IMVP-6.5 Mobile CPUs and GPUs
ISL62882, ISL62882B
board layout and current-sensing network parameters
to minimize engineering time.
VCn(s) also needs to represent real-time Io(s) for the
controller to achieve good transient response. Transfer
function Acs(s) has a pole ωsns and a zero ωL. One needs
to match ωL and ωsns so Acs(s) is unity gain at all
frequencies. By forcing ωL equal to ωsns and solving for the
solution, Equation 19 gives Cn value.
Cn
=
-------------------------------L-------------------------------
-R----n---t--c---n----e---t---×------R--------s--N-----u------m------
Rn
t
cn
e
t
+
-R----s---u---m---
N
×
D
CR
(EQ. 19)
io
upon load insertion and may create a system failure.
Figure 20 shows the transient response when Cn is too
large. Vcore is sluggish in drooping to its final value.
There will be excessive overshoot if load insertion occurs
during this time, which may potentially hurt the CPU
reliability.
io
iL
Vo
RING
BACK
FIGURE 21. OUTPUT VOLTAGE RING BACK PROBLEM
Vo
ISUM+
FIGURE 18. DESIRED LOAD TRANSIENT RESPONSE
WAVEFORMS
io
Rntcs
Rntc
Cn.1
Rp
Rn
OPTIONAL
Cn.2 Vcn
Ri ISUM-
Vo
Rip Cip
FIGURE 19. LOAD TRANSIENT RESPONSE WHEN Cn
IS TOO SMALL
io
Vo
FIGURE 20. LOAD TRANSIENT RESPONSE WHEN Cn
IS TOO LARGE
For example, given N = 2, Rsum = 3.65kΩ, Rp = 11kΩ,
Rntcs = 2.61kΩ, Rntc = 10kΩ, DCR = 0.88mΩ and
L = 0.36µH, Equation 19 gives Cn = 0.294µF.
Assuming the compensator design is correct, Figure 18
shows the expected load transient response waveforms
if Cn is correctly selected. When the load current Icore
has a square change, the output voltage Vcore also has
a square response.
If Cn value is too large or too small, VCn(s) will not
accurately represent real-time Io(s) and will worsen the
transient response. Figure 19 shows the load transient
response when Cn is too small. Vcore will sag excessively
OPTIONAL
FIGURE 22. OPTIONAL CIRCUITS FOR RING BACK
REDUCTION
Figure 21 shows the output voltage ring back problem
during load transient response. The load current io has a
fast step change, but the inductor current iL cannot
accurately follow. Instead, iL responds in first order
system fashion due to the nature of current loop. The
ESR and ESL effect of the output capacitors makes the
output voltage Vo dip quickly upon load current change.
However, the controller regulates Vo according to the
droop current idroop, which is a real-time representation
of iL; therefore it pulls Vo back to the level dictated by iL,
causing the ring back problem. This phenomenon is not
observed when the output capacitor have very low ESR
and ESL, such as all ceramic capacitors.
Figure 22 shows two optional circuits for reduction of the
ring back.
Cn is the capacitor used to match the inductor time
constant. It usually takes the parallel of two (or more)
capacitors to get the desired value. Figure 22 shows that
two capacitors Cn.1 and Cn.2 are in parallel. Resistor Rn is
an optional component to reduce the Vo ring back. At
steady state, Cn.1 + Cn.2 provides the desired Cn
22
FN6890.2
April 29, 2010