X40010 Datasheet, PDF (12/24 Pages) Xicor Inc. – Dual Voltage Monitor with Integrated CPU Supervisor

X40010, X40011, X40014, X40015
SERIAL DEVICE ADDRESSING
Memory Address Map
CR, Control Register, CR7: CR0
Address: 1FF_hex
FDR, Fault DetectionRegister, FDR7: FDR0
Address: 0FF_hex
Slave Address Byte
Following a start condition, the master must output a
Slave Address Byte. This byte consists of several parts:
– a device type identifier that is always ‘101x’. Where
x=0 is for Array, x=1 is for Control Register or Fault
Detection Register.
– next two bits are ‘0’.
– next bit that becomes the MSB of the address.
– One bit of the slave command byte is a R/W bit. The
R/W bit of the Slave Address Byte defines the oper-
ation to be performed. When the R/W bit is a one,
then a read operation is selected. A zero selects a
write operation.
Figure 11. X40010/11/14/15 Addressing
Slave Byte
Control Register
1 0 1 1 0 0 1 R/W
Fault Detection Register 1 0 1 1 0 0 _{0 R/W}
Word Address
Control Register
111 11111
Fault Detection Register _{1 1 1 1 1 1 1 1}
Figure 12. Current Address Read Sequence
S
Signals from
the Master
t
a
r
Slave
Address
S
t
o
t
p
SDA Bus
10 1000 1
Signals from
the Slave
Data
Figure 13. Random Address Read Sequence
S
S
Signals from ^t
Slave
the Master
a
r
Address
t
Byte
Address
t
Slave
a _Address
r
t
S
t
o
p
SDA Bus
101 00 0
1
Signals from
the Slave
A
A
C
C
K
K
A
C
K
Data
12
FN8111.0
March 28, 2005