ISL71840SEH Datasheet, PDF (11/27 Pages) Intersil Corporation – Radiation Hardened 30V 16-Channel Analog

ISL71840SEH
Timing Diagrams
+4.0V
+0.8V
ISL71840SEH
50Ω
A3
IN01
A2
A1
IN02-IN15
A0
IN16
+0.8V EN
OUT
+15V, 0V
0V, +15V
10kΩ
VOUT
50pF
FIGURE 4. ADDRESS TIME TO OUTPUT TEST CIRCUIT
4V
ADDRESS
0.8V
15V
OUTPUT
“1111”
50%
“0000”
50%
tAHL
50%
tALH
50%
0V
FIGURE 5. ADDRESS TIME TO OUTPUT DIAGRAM
ISL71840SEH
A3
IN01
A2
A1
IN02-IN16
A0
+10V
+4.0V
+0.8V
EN
OUT
50Ω
VOUT
1kΩ
50pF
FIGURE 6. TIME TO ENABLE/DISABLE OUTPUT TEST CIRCUIT
ISL71840SEH
A3
IN01
+5V
+4.0V
A2
A1
IN02-IN15
A0
50Ω
IN16
+0.8V
+0.8V EN
OUT
VOUT
1kΩ
50pF
FIGURE 8. BREAK-BEFORE-MAKE TEST CIRCUIT
4V
ENABLE
50%
50%
0.8V
10V
OUTPUT
tENABLE
50%
tDISABLE
50%
0V
FIGURE 7. TIME TO ENABLE/DISABLE OUTPUT DIAGRAM
4V
ADDRESS
0.8V
5V
50%
OUT
0V
tBBM
FIGURE 9. BREAK-BEFORE-MAKE DIAGRAM
ISL71840SEH
A3
IN01
0V
A2
A1
IN02-IN15
+4.0V
50Ω
A0
IN16
+0.8V
+0.8V EN
OUT
VOUT
100pF
FIGURE 10. CHARGE INJECTION TEST CIRCUIT
4V
ADDRESS
0.8V
15V
Q = 100pF * ΔVOUT
OUT
ΔVOUT
0V
FIGURE 11. CHARGE INJECTION DIAGRAM
Submit Document Feedback ₁₁
FN8734.3
June 9, 2016