82C55A Datasheet, PDF (23/23 Pages) Intel Corporation – CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

WAVEFORMS (Continued)
MODE 2 (BIDIRECTIONAL)
82C55A
Note
Any sequence where WR occurs before ACK AND STB occurs before RD is permissible
(INTR e IBF  MASK  STB  RD a OBF  MASK  ACK  WR)
WRITE TIMING
READ TIMING
231256 – 26
231256 – 27
A C TESTING INPUT OUTPUT WAVEFORM
A C TESTING LOAD CIRCUIT
231256 – 28
231256 – 29
A C Testing Inputs Are Driven At 2 4V For A Logic 1 And 0 45V
For A Logic 0 Timing Measurements Are Made At 2 0V For A
Logic 1 And 0 8 For A Logic 0
231256 – 30
V_EXT Is Set At Various Voltages During Testing To Guarantee
The Specification C_L Includes Jig Capacitance
23