English
Language : 

IA6805E2 Datasheet, PDF (17/31 Pages) InnovASIC, Inc – Microprocessor Unit
IA6805E2
Microprocessor Unit
Data Sheet
As of Production Version 00
TCR (Timer Control Register ($0009)):
An 8-bit register that controls functions such as configuring operation mode, setting ratio of
the prescaler, and generating timer interrupt request signals. All bits except bit 3 are
read/write. Bits TCR5 - TCR0 are unaffected by reset_n.
7654 3210
TCR7 TCR6 TCR5 TCR4 TCR3 TCR2 TCR1 TCR0
Reset:
0100 0000
TCR7 – Timer Interrupt Request
Used to indicate the timer interrupt when it is logic one.
1 – Set when the counter decrements to zero or under program control.
0 – Cleared on external reset, POR, STOP instruction, or program control.
TCR6 – Timer Interrupt Mask
Used to inhibit the timer interrupt.
1 – Interrupt inhibited. Set on external reset, POR, STOP instruction, or program
control.
0 – Interrupt enabled.
TCR5 – External or Internal
Selects input clock source. Unaffected by reset.
1 – External clock selected.
0 – Internal clock selected (AS) (fOSC/5).
TCR4 – Timer External Enable
Used to enable external timer pin or to enable the internal clock. Unaffected by reset.
1 – Enables external timer pin.
0 – Disables external timer pin.
Copyright © 2002
innovASIC

The End of Obsolescence™
ENG21108140100
Page 17 of 31
www.innovasic.com
Customer Support:
1-888-824-4184