English
Language : 

TLE7183F Datasheet, PDF (19/28 Pages) Infineon Technologies AG – 3-Phase Bridge Driver IC
TLE7183F
Electrical Characteristics - Protection and diagnostic functions (cont’d)
VS = 5.5 to 20V, Tj = -40 to +150°C, all voltages with respect to ground, positive current flowing into pin
(unless otherwise specified)
Pos. Parameter
Symbol
Limit Values
Unit Conditions
Min. Typ. Max.
5.2.13 Short circuit protection detection VSCP1(off) 0.3
0.5
0.65 V
level SCD1
5.2.14 Short circuit protection detection VSCP2(off) 0.6
0.75 0.9
V
level SCD2
5.2.15 Short circuit protection detection
VSCP3(off)
0.85
1.0
level SCD3
1.15 V
5.2.16 Short circuit protection detection
VSCP4(off)
1.35
1.5
level SCD4
1.65 V
5.2.17 Short circuit protection detection VSCP5(off) 1.8
2.0
2.2
V
level SCD5
ERR pins
5.2.18 High level output voltage of ERRx VOHERR 4.0
–
5.2.19 Low level output voltage of ERRx VOLERR
-0.1
–
5.2.20 Propagation time difference ERR1 tPD(ERR)
–
to ERR2
5.2
V
0.4
V
200 ns
I= -0.2mA
I= 0.2mA
–
5.2.21 Rise time ERRx (20 - 80 %)
5.2.22 Fall time ERRx (80 - 20 %)
Over- and undervoltage
tr(ERR)
50
–
tf(ERR)
50
–
600 ns
400 ns
CLOAD=100pF
CLOAD=100pF
5.2.23
5.2.24
5.2.25
5.2.26
5.2.27
Overvoltage shut down
Overvoltage filter time
Undervoltage shut down CB1
Undervoltage shut down CB2
Undervoltage shut down hysteresis
of CB1 and CB2
VOV(off)
tOV
VUV1
VUV2
VDUV
28
–
30
–
6.75 –
3.9
–
–
1.0
33
V
65
µs
8.25 V
5.7
V
–
V
on Vs and/or VDH
–
CB1 to GND
CB2 to VDH
–
5.2.28 Undervoltage filter time
Reset and Enable
tUV
1
–
3
µs
–
5.2.29 Reset time to clear ERR registers tRes1
5.2.30 Low time of ENAx signal without tRes0
reset
2.0
–
–
–
–
µs
–
0.5
µs
–
5.2.31 ENAx propagation time (High --> tPENA_H-L –
–
2.0
µs
–
Low)
5.2.32 ENAx propagation time (Low --> tPENA_L-H –
–
0.5
µs
–
High)
5.2.33 Return time to normal operation at tAR
auto-restart
–
–
1.0
µs
–
1) Not subject to production test; specified by design
2) Parameters describe the behaviour of the internal SCD circuit. Therefore only internal delay times are considered. In
application dead-/ delay times determined by application circuit (switching times of MOSFETs, adjusted dead time) have
to be considered as well.
Data Sheet
19
V2.1, 2008-04-30