 English |
|
|
|
|
|
|
|
| ICS87004I Datasheet, PDF (6/15 Pages) Integrated Device Technology – Output frequency range | |||
| |||
| ◁ |
ICS87004I Data Sheet
1:4, DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR
Table 4C. LVCMOS/LVTTL DC Characteristics, VDD = VDDO = 3.3V ± 5% or 2.5V ± 5%, TA = -40°C to 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum
Units
VIH
Input High Voltage
VDD = 3.3V
VDD = 2.5V
VIL
Input Low Voltage
VDD = 3.3V
VDD = 2.5V
IIH
SEL[0:3], MR,
Input High Current FB_IN, CLK_SEL
VDD = VIN = 3.465V or 2.625V
PLL_SEL
VDD = VIN = 3.465V or 2.625V
SEL[0:3], MR,
VDD = 3.465V or 2.625V,
FB_IN, CLK_SEL
VIN = 0V
IIL
Input Low Current
PLL_SEL
VDD = 3.465V or 2.625V,
VIN = 0V
VOH
Output High Voltage; NOTE 1
VDDO = 3.465V
VDDO = 2.625V
VOL
Output Low Voltage; NOTE 1
VDD = 3.465V or 2.625V
2
1.7
-0.3
-0.3
-5
-150
2.6
1.8
VDD + 0.3
V
VDD + 0.3
V
0.8
V
0.7
V
150
µA
5
µA
µA
µA
V
V
0.5
V
NOTE 1: Outputs terminated with 50⦠to VDDO/2. In the Parameter Measurement Information Section, see Output Load Test Circuit Diagrams.
Table 4D. Differential DC Characteristics, VDD = VDDO = 3.3V ± 5% or 2.5V ± 5%, TA = -40°C to 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum
IIH
Input
CLK0/nCLK0,
High Current CLK1/nCLK1
VDD = VIN = 3.465V or 2.625V
150
IIL
VPP
VCMR
Input
Low Current
CLK0, CLK1
nCLK0, nCLK1
Peak-to-Peak Voltage; NOTE 1
Common Mode Input Voltage;
NOTE 1, 2
VDD = 3.465V or 2.625V, VIN = 0V
VDD = 3.465V or 2.625V, VIN = 0V
-5
-150
0.15
GND + 0.5
1.3
VDD â 0.85
NOTE 1: VIL should not be less than -0.3V.
NOTE 2: Common mode input voltage is defined as VIH.
Units
µA
µA
µA
V
V
ICS87004AGI REVISION D JANUARY 4, 2010
6
©2009 Integrated Device Technology, Inc.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese