ICS831742I Datasheet, PDF (15/18 Pages) Integrated Device Technology – Maximum input/output clock frequency

ICS831742I Data Sheet
3. Calculations and Equations.
The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.
HCSL output driver circuit and termination are shown in Figure 4.
VDD
4:2 DIFFERENTIAL CLOCK/DATA MULTIPLEXER
I_OUT = 17mA
R_REF =
475Ω ± 1%
V_OUT
R_L
50Ω
IC
Figure 4. HCSL Driver Circuit and Termination
HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation,
use the following equations which assume a 50 load to ground.
The highest power dissipation occurs when V_DD__MAX.
Power = (V_{DD_MAX} – V_OUT) * I_OUT,
since V_OUT = I_OUT * R_L
= (V_{DD_MAX} – I_OUT * R_L) * I_OUT
= (3.6V – 17mA * 50) * 17mA
Total Power Dissipation per output pair = 46.8mW
ICS831742AGI JULY 10, 2012
15
©2012 Integrated Device Technology, Inc.