English
Language : 

ICS85454-01 Datasheet, PDF (8/15 Pages) Integrated Circuit Systems – DIFFERENTIAL-TO-LVDS MULTIPLEXER
Integrated
Circuit
Systems, Inc.
ICS85454-01
DUAL 2:1/1:2
DIFFERENTIAL-TO-LVDS MULTIPLEXER
DIFFERENTIAL CLOCK INPUT INTERFACE
The IN/nIN accepts LVPECL, CML, SSTL and other differen-
tial signals. Both VSWING and VOH must meet the VPP and VCMR
input requirements. Figures 2A to 2D show interface ex-
amples for the HiPerClockS IN/nIN input driven by the most
common driver types. The input interfaces suggested here
are examples only. If the driver is from another vendor, use
their termination recommendation. Please consult with the
vendor of the driver component to confirm the driver termi-
nation requirements.
3.3V
CML
Zo = 50 Ohm
Zo = 50 Ohm
3.3V
R1
R2
50
50
3.3V
IN
nIN
H iPerC loc k S
3.3V
CML Built-In Pull-Up
Zo = 50 Ohm
Zo = 50 Ohm
3. 3V
IN
R1
100
nIN
HiPerClockS
FIGURE 2A. HIPERCLOCKS IN/nIN INPUT DRIVEN BY AN
OPEN COLLECTOR CML DRIVER
FIGURE 2B. HIPERCLOCKS IN/nIN INPUT DRIVEN BY A
BUILT-IN PULLUP CML DRIVER
3.3V
LVDS
Zo = 50 Ohm
Zo = 50 Ohm
3.3V
IN
R1
100
nIN
HiPerClockS
3.3V
LVDS
Zo = 50 Ohm
Zo = 50 Ohm
3.3V
IN
R1
100
nIN
HiPerClockS
FIGURE 2C. HIPERCLOCKS IN/nIN INPUT DRIVEN BY A
3.3V LVPECL DRIVER
FIGURE 2D. HIPERCLOCKS IN/nIN INPUT DRIVEN BY A
3.3V LVDS DRIVER
85454AK-01
www.icst.com/products/hiperclocks.html
8
REV. B JUNE 16, 2006