ICS952607 Datasheet, PDF(10/21 Page) Integrated Circuit Systems – Programmable Timing Control Hub for Next Gen P4 processor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ICS952607 Datasheet, PDF (10/21 Pages) Integrated Circuit Systems – Programmable Timing Control Hub for Next Gen P4 processor

◁

Integrated

Circuit

Systems, Inc.

ICS952607

Advance Information

Table 4: Mode Selection Table

Mode

Standard Overclock Mode

IIC Control

Byte 5 bit(6:5) = 00

CPU M/N Overclocking

SRC M/N Overclocking

AGP/PCI M/N Overclocking

Byte 11 & 12

Byte 11 & 12

Byte 11 & 12

Spreading

All clocks have spread.

Remark

Mode B (B6&B3 bit 7) AGP/PCI

can be selected to be overclock

from 66/33, 72/36 or 80/40.

All clocks oveclock together by

Byte 11&12 M/N programming.

Simple async AGP/PCI

overclocking w/o using M/N

programming.

CPU Overclock Mode

Byte 5 bit(6:5) = 01

Byte 11 & 12

Byte 5 & 6 (asynchronous)

Byte 5 & 6 (asynchronous)

Only CPU clocks have spread.

CPU overclock by Byte 11&12

SRC/AGP/PCI overclock by Byte

5&6 asynchronously.

SRC can be kept at 100 w/o

spread yet AGP/PCI can be

overclocked.

Graphic Overclock Mode

Byte 5 bit(6:5) = 10

Byte 11 & 12

Byte 11 & 12

Byte 5 & 6 (asynchronous)

Latch input shoud be set as

FS(4:0) = 10xxx. CPU & SRC

have spread.

CPU/SRC overclock by Byte

11&12 AGP/PCI overclock by

Byte 5&6 asynchronously.

Simple async AGP/PCI

overclocking w/o using M/N

programming.

Table 5: Asynchronous 3V66/PCI Frequency Table

Byte6 Bit7

Byte3 Bit7

0

0

0

1

1

0

3V66/PCI Frequency

66.66/33.33

80.00/40.00

72.73/36.36

I2C Table: Vendor & Revision ID Register

Byte 6

Pin #

Name

Bit 7

-

Bit 6

-

Bit 5

-

Bit 4

-

Bit 3

-

Bit 2

-

Bit 1

-

Bit 0

-

ASEL0

N PLL2 Div6

N PLL2 Div5

N PLL2 Div4

N PLL2 Div3

N PLL2 Div2

N PLL2 Div1

N PLL2 Div0

Control

Function

3V66/PCI Freq Select

N Divider

Programming bits for

Async mode 2&3

Type

0

1

RW See Table 4: Async AGP/PCI Freq Table

RW

RW

RW The decimal representation of N PLL2 Div

RW (6:0) + 8 is equal to VCO divider value for

RW

PLL2.

RW

RW

PWD

0

X

X

X

X

X

X

X

I2C Table: Vendor & Revision ID Register

Byte 7

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Pin #

-

-

-

-

-

-

-

-

Name

RID3

RID2

RID1

RID0

VID3

VID2

VID1

VID0

Control

Type

0

Function

R

-

REVISION ID

R

-

R

-

R

-

R

-

VENDOR ID

R

-

R

-

R

-

1

PWD

-

X

-

X

-

X

-

X

-

0

-

0

-

0

-

1

0734â07/16/04

10

▷