English
Language : 

IC-MA3 Datasheet, PDF (6/19 Pages) IC-Haus GmbH – ANGULAR HALL SENSOR
iC-MA3 ANGULAR HALL SENSOR
WITH SIN/COS OUTPUT, CASCADABLE
Rev A2, Page 6/19
ELECTRICAL CHARACTERISTICS
Operating conditions: VDD = 3.0 V...5.5 V, Tj = -40...125 °C, 4 mm NdFeB magnet, unless otherwise noted.
Item Symbol Parameter
No.
Conditions
Min.
General
001 VDD
Supply Voltage VDD
3
002 I(VDD)full Supply Current in VDD
PSEL = VDD (full power mode)
VDD = 3.3 V ±10%
4.5
VDD = 5.0 V ±10%
5
003 I(VDD)red Supply Current in VDD
PSEL = GND (reduced power mode)
VDD = 3.3 V ±10%
3
VDD = 5.0 V ±10%
3
004 I(VDD)eco Supply Current in VDD
PSEL = open (eco power mode)
VDD = 3.3 V ±10%
2.5
VDD = 5.0 V ±10%
2.5
005 I(VDD)sby Standby Current in VDD
NEN = VDD, NTM = VDD
006 Vt(VDD)on Power-on Threshold at VDD
007 Vt(VDD)off Power-off Threshold at VDD
decreasing voltage at VDD
008 tp(VDD)on Power-on Propation Delay
without backup capacitor at VDDS
009 tp(VDD)off Power-off Propagation Delay without backup capacitor at VDDS
010 Vc()hi
Clamp Voltage hi at
Vc()hi = V() - VDD, I() = 1 mA
0.3
M0, M1, NTM, P0, P3, NEN,
PSEL, ASEL, FSEL, GAIN,
NERR
011 Vc()lo
Clamp Voltage lo at
I() = -1 mA
-1.5
VDD, VDDS, M0, M1, NTM, P0,
P1, P2, P3, NEN, PSEL, ASEL,
FSEL, GAIN, NERR
Hall Sensors
101 Hext
Permissible Magnetic Field
at chip surface, field frequency < 0.1 x fc();
Strength
VDD = 3.3 V ±10%
20
VDD = 5.0 V ±10%
15
102 dsens
Diameter of Hall Sensor Circle
103 xdis
Permissible Lateral Displacement 4 mm magnet, for an interpolation accuracy of
of Magnet Axis to Center of Hall >7 bit without additional signal conditioning
Sensors
104 xpac
Displacement Chip Center to
Package Center
package QFN16-4x4
-0.15
105 ϕpac
Angular Alignment of Chip vs. vs. backside paddle of QFN16-4x4
-1
Package
106 hpac
107 fc()
Distance Chip Surface to
Package Surface
Hall Signal Cut-Off Frequency
(-3 dB)
package QFN16-4x4
PSEL = VDD (full power mode);
FSEL = VDD
FSEL = GND
FSEL = open
109 tp()
Signal Propagation Delay
(Position Lag vs. Field Angle)
PSEL = VDD (full power mode), FSEL = VDD
(see also Table 10)
Amplitude Control and Output GAIN
201 ts()ctrl
Amplitude Control Settling Time Hext = 40 kA/m, from 0 → 80 % of final setpoint
202 Vout()fs Output Signal at Maximum Gain field strength Hext below minimum
203 I()max
Permissible Load Current
-0.5
Typ.
8
11
5
6
4
5
15
3
2.1
0.25
0.4
10
5
0.5
16
2.5
Max.
5.5
15
20
9
9
8
8
200
3
3
30
1.5
-0.3
110
65
0.15
1
200
+0.5
Unit
V
mA
mA
mA
mA
mA
mA
µA
V
V
µs
µs
V
V
kA/m
kA/m
mm
mm
mm
DEG
mm
kHz
kHz
kHz
µs
µs
V
mA