HY5S7B6ALFP-6 Datasheet, PDF (6/52 Pages) Hynix Semiconductor – 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O

11
512Mbit (32Mx16bit) Mobile SDR Memory
HY5S7B6ALF(P) Series
BALL DESCRIPTION
SYMBOL
CLK
CKE
CS
BA0, BA1
A0 ~ A12
RAS, CAS, WE
UDQM, LDQM
DQ0 ~ DQ15
VDD/VSS
VDDQ/VSSQ
NC
TYPE
DESCRIPTION
INPUT
Clock : The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
INPUT
Clock Enable : Controls internal clock signal and when deactivated, the SDRAM will
be one of the states among (deep) power down, suspend or self refresh
INPUT Chip Select : Enables or disables all inputs except CLK, CKE, UDQM and LDQM
INPUT
Bank Address : Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
INPUT
Row Address : RA0 ~ RA12, Column Address : CA0 ~ CA9
Auto-precharge flag : A10
INPUT
Command Inputs : RAS, CAS and WE define the operation
Refer function truth table for details
INPUT
Data Mask : Controls output buffers in read mode and masks input data in write
mode
I/O
Data Input/Output : Multiplexed data input/output pin
SUPPLY Power supply for internal circuits
SUPPLY Power supply for output buffers
-
No connection
Rev 1.1 / July. 2007
6