English
Language : 

HY64SD16162B Datasheet, PDF (2/11 Pages) Hynix Semiconductor – 1M x 16 bit Low Low Power 1T/1C Pseudo SRAM
HY64SD16162B Series
1M x 16 bit Low Low Power 1T/1C SRAM
DESCRIPTION
The HY64SD16162B is a 16Mbit 1T/1C SRAM
featured by high-speed operation and super low
power consumption. The HY64SD16162B adopts
one transistor memory cell and is organized as
1,048,576 words by 16bits. The HY64SD16162B
operates in the extended range of temperature and
supports a wide operating voltage range. The
HY64SD16162B also supports the deep power
down mode for a super low standby current. The
HY64SD16162B delivers the high-density low
power SRAM capability to the high-speed low power
system.
PRODUCT FAMILY
FEATURES
• CMOS Process Technology
• 1M x 16 bit Organization
• TTL compatible and Tri-state outputs
• Deep Power Down : Memory cell data hold invalid
• Standard pin configuration : 48-FBGA(6mmX8mm)
• Data mask function by /LB, /UB
• Separated I/O Power Supply : Vddq
Product No.
HY64SD16162B-DF85E
HY64SD16162B-DF85I
Voltage [V]
Vdd/Vddq
1.8/1.8
1.8/1.8
Mode
1CS with /UB,/LB:tCS1
1CS with /UB,/LB:tCS1
Power Dissipation
(ISB1,Max) (IDPD,Max) (ICC2,Max)
75µA
2µA
20mA
75µA
2µA
20mA
Speed
tRC[ns]
85
85
Temp.
[°C]
-25~85
-40~85
Note 1. tCS - /UB,/LB=High : Chip Deselect.
PIN CONNECTION (Top View)
BLOCK DIAGRAM
/LB /OE A0 A1 A2 CS2
A0
IO9 /UB A3 A4 /CS1 IO1
IO10 IO11 A5 A6 IO2 IO3
Vss IO12 A17 A7 IO4 Vdd
Vddq IO13 DNU A16 IO5 Vss
A19
IO15 IO14 A14 A15 IO6 IO7
IO16 A19 A12 A13 /WE IO8
A18 A8 A9 A10 A11 NC
PIN DESCRIPTION
/CS1
CS2
/WE
/OE
/LB
/UB
Pin Name
/CS1
CS2
/WE
/LB
/UB
DNU
NC
Pin Function
Chip Select
Deep Power Down
Write Enable
Lower Byte(I/O1~I/O8)
Upper Byte(I/O9~I/O16)
Do Not Use
No Connection
ROW
DECODER
MEMORY ARRAY
1,024K x 16
IO1
IO8
IO9
IO16
CONTROL
LOGIC
Pin Name
/OE
IO1~IO8
IO9~IO16
A0~A19
Vdd
Vddq
Vss
Pin Function
Output Enable
Lower Data Inputs/Outputs
Upper Data Inputs/Outputs
Address Inputs
Power Supply for Internal Circuit
Power Supply for I/O
Ground
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not
assume any responsibility for use of circuits described. No patent licenses are implied.
Revision 1.0 / December. 2002
2