HY5S6B6D Datasheet, PDF (2/27 Pages) Hynix Semiconductor – 4Banks x1M x 16bits Synchronous DRAM

HY5S6B6D(L/S)F(P)-xE
4Banks x1M x 16bits Synchronous DRAM
DESCRIPTION
The Hynix Low Power SDRAM is suited for non-PC application which use the batteries such as PDAs, 2.5G and 3G cellular
phones with internet access and multimedia capabilities, mini-notebook, handheld PCs.
The Hynix HY5S6B6D(L/S)F(P) is a 67,108,864bit CMOS Synchronous Dynamic Random Access Memory. It is organized
as 4banks of 1,048,576x16.
The Low Power SDRAM provides for programmable options including CAS latency of 1, 2, or 3, READ or WRITE burst
length of 1, 2, 4, 8, or full page, and the burst count sequence(sequential or interleave). And the Low Power SDRAM
also provides for special programmable options including Partial Array Self Refresh of a quarter bank, a half bank,
1bank, 2banks, or all banks.
The Hynix HY5S6B6D(L/S)F(P) has the special Low Power function of Auto TCSR(Temperature Compensated Self Re-
fresh) to reduce self refresh current consumption. Since an internal temperature sensor is implanted, it enables to au-
tomatically adjust refresh rate according to temperature without external EMRS command. A burst of Read or Write
cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst
Read or Write command on any cycle(This pipelined design is not restricted by a 2N rule).
Deep Power Down Mode is a additional operating mode for Low Power SDRAM. This mode can achieve maximum power
reduction by removing power to the memory array within each SDRAM. By using this feature, the system can cut off
alomost all DRAM power without adding the cost of a power switch and giving up mother-board power-line layout
flexibility.
FEATURES
Standard SDRAM Protocol
Internal 4bank operation
● Power Supply Voltage : VDD = 1.8V, VDDQ = 1.8V
● LVCMOS compatible I/O Interface
● Low Voltage interface to reduce I/O power
● Low Power Features
- PASR(Partial Array Self Refresh)
- AUTO TCSR (Temperature Compensated Self Refresh)
- DS (Drive Strength)
- Deep Power Down Mode
● Programmable CAS latency of 1, 2 or 3
● Package Type : 54ball, 0.8mm pitch FBGA (Lead Free, Lead)
HY5S6B6D(L/S)FP : Lead Free
HY5S6B6D(L/S)F : Lead
ORDERING INFORMATION
Part Number
HY5S6B6D(L/S)F(P)-SE
HY5S6B6D(L/S)F(P)-BE
Clock Frequency
105MHz
66MHz
CAS
Latency
3
2
Organization
4banks x 1Mb x 16
Interface
LVCMOS
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev 0.3 / July 2004
2