English
Language : 

HYMD264M726A8-J Datasheet, PDF (11/19 Pages) Hynix Semiconductor – Unbuffered DDR SO-DIMM with PLL
HYMD264M726A(L)8-J/M/K/H/L
AC CHARACTERISTICS (AC operating conditions unless otherwise noted)
<DDR266A/B, DDR200>
Parameter
Symbol
DDR266A
Min Max
DDR266B
Min Max
DDR200
Min Max
Unit
Note
Row Cycle Time
tRC
65
-
65
-
70
-
ns
Auto Refresh Row Cycle Time
tRFC
75
-
75
-
80
-
ns
Row Active Time
tRAS
45
120K
45 120K 50
120k ns
Active to Read with Auto Precharge Delay
tRAP
20
-
20
-
20
-
ns 16
Row Address to Column Address Delay
tRCD
20
-
20
-
20
-
ns
Row Active to Row Active Delay
tRRD
15
-
15
-
15
-
ns
Column Address to Column Address Delay
tCCD
1
-
1
-
1
-
CK
Row Precharge Time
tRP
20
-
20
-
20
-
ns
Write Recovery Time
tWR
15
-
15
-
15
-
ns
Write to Read Command Delay
tWTR
1
-
1
-
1
-
CK
Auto Precharge Write Recovery + Precharge
Time
(tWR/tCK)
(tWR/tCK)
(tWR/tCK)
tDAL
+
-
+
-
+
-
(tRP/tCK)
(tRP/tCK)
(tRP/tCK)
CK 15
System Clock Cycle Time
CL = 2.5
CL = 2
7.5
12
7.5
12
8.0
12 ns
tCK
7.5
12
10
12
10
12 ns
Clock High Level Width
tCH
0.45 0.55 0.45 0.55 0.45 0.55 CK
Clock Low Level Width
tCL
0.45 0.55 0.45 0.55 0.45 0.55 CK
Data-Out edge to Clock edge Skew
tAC
-0.75 0.75 -0.75 0.75 -0.8
0.8 ns
DQS-Out edge to Clock edge Skew
tDQSCK -0.75 0.75 -0.75 0.75 -0.8
0.8
ns
DQS-Out edge to Data-Out edge Skew
tDQSQ
-
0.5
-
0.5
-
0.6 ns
Data-Out hold time from DQS
tQH
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
ns 1, 10
Clock Half Period
tHP
min
(tCL,tCH)
-
min
(tCL,tCH)
-
min
(tCL,tCH)
-
ns 1,9
Data Hold Skew Factor
tQHS
-
0.75
-
0.75
-
0.75 ns 10
Valid Data Output Window
tDV
tQH-tDQSQ
tQH-tDQSQ
tQH-tDQSQ
ns
Data-out high-impedance window from CK, /CK tHZ
-0.75 0.75 -0.75 0.75 -0.8
0.8 ns
17
Data-out low-impedance window from CK, /CK tLZ
-0.75 0.75 -0.75 0.75 -0.8
0.8 ns
17
Input Setup Time (fast slew rate)
tIS
0.9
-
0.9
-
1.1
-
ns 2,3,5,6
Input Hold Time (fast slew rate)
tIH
0.9
-
0.9
-
1.1
-
ns 2,3,5,6
Input Setup Time (slow slew rate)
tIS
1.0
-
1.0
-
1.1
-
ns 2,4,5,6
Input Hold Time (slow slew rate)
tIH
1.0
-
1.0
-
1.1
-
ns 2,4,5,6
Input Pulse Width
tIPW
2.2
2.2
2.5
-
ns
6
Write DQS High Level Width
tDQSH 0.35
-
0.35
-
0.35
-
CK
Rev. 0.1/Apr. 02
11