English
Language : 

HDMP-0422 Datasheet, PDF (7/14 Pages) Agilent(Hewlett-Packard) – Single Port Bypass Circuit with CDR & Data Valid Detection Capability for Fibre Channel Arbitrated Loops
Pin Definitions
Pin Name
Pin Pin Type Pin Description
TO_NODE[0]+
TO_NODE[0]-
TO_NODE[1]+
TO_NODE[1]-
20 HS_OUT Serial Data Outputs: High-speed outputs to a hard disk drive or to a cable.
21
05
04
FM_NODE[0]+
FM_NODE[0]-
FM_NODE[1]+
FM_NODE[1]-
23 HS_IN
24
02
01
Serial Data Inputs: High-speed inputs from a hard disk drive or from a cable.
BYPASS[0]-
BYPASS[1]-
17 I-LVTTL Bypass Inputs: For “disk bypassed” mode, connect BYPASS[n]- to GND through
08
a 1 kΩ resistor. For “disk in loop” mode, float HIGH.
REFCLK
14 I-LVTTL Reference Clock: A user-supplied clock reference used for frequency acquisition
in the Clock and Data Recovery (CDR) circuit.
CPLL1
CPLL0
12 C
13
Loop Filter Capacitor: A loop filter capacitor for the internal Clock and Data
Recovery (CDR) circuit must be connected across the CPLL1 and CPLL0 pins.
Recommended value is 0.1 µF.
FM_NODE[0]_DV 09
O-LVTTL Data Valid: Indicates Fibre Channel compliant data on FM_NODE[n] ± inputs
when HIGH. Indicates either a run length violation or a no comma detected error
when LOW.
MODE_DV
11 I-LVTTL Data Valid Mode: To allow data valid detection, float MODE_DV HIGH.
Otherwise, connect to GND through a 1 kΩ resistor.
FM_NODE[0]_AV 16
O-LVTTL
Amplitude Valid: Indicates acceptable signal amplitude on the FM_NODE[n]±
inputs.
If (FM_NODE[n]+ – FM_NODE[n]-) >= 400 mV peak-to-peak,
FM_NODE[0]_AV = 1
If 400 mV > (FM_NODE[n]+ – FM_NODE[n]-) > 100 mV,
FM_NODE[0]_AV = undefined
If 100 mV >= (FM_NODE[n]+ – FM_NODE[n]-), FM_NODE[0]_AV = 0
GND
06 S
Ground: Normally 0 V. See Figure 13 for Recommended Power Supply Filtering.
07
18
19
VCCA
15 S
Analog Power Supply: Normally 3.3 V. Used to provide a clean supply to the
Clock and Data Recovery (CDR) circuit. See Figure 13 for Recommended Power
Supply Filtering.
VCCHS[0]
VCCHS[1]
22 S
03 S
High Speed Supply: Normally 3.3 V. Used only for high-speed outputs
(TO_NODE[n]). See Figure 13 for Recommended Power Supply Filtering.
VCC
10 S
Logic Power Supply: Normally 3.3 V. Used for internal logic. See Figure 13 for
Recommended Power Supply Filtering.
7