RFM22 Datasheet, PDF (75/150 Pages) –

RFM22
Register 03h. Interrupt/Status 1
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Name
ifferr
itxffafull
ixtffaem
irxffafull
iext
ipksent
ipkvalid
icrerror
Type
R
R
R
R
R
R
R
R
Reset value = xxxxxxxx
Bit
Name
7
ifferr
6
itxffafull
5
ixtffaem
4
irxffafull
3
iext
2
ipksent
1
ipkvalid
0
icrerror
Function
FIFO Underflow/Overflow Error.
When set to 1 the TX or RX FIFO has overflowed or underflowed.
TX FIFO Almost Full.
When set to 1 the TX FIFO has met its almost full threshold and needs to be
transmitted.
TX FIFO Almost Empty.
When set to 1 the TX FIFO is almost empty and needs to be filled.
RX FIFO Almost Full.When set to 1 the RX FIFO has met its almost full
threshold and needs to be read by the microcontroller.
External Interrupt.
When set to 1 an interrupt occurred on one of the GPIO‘s if it is programmed
so. The status can be checked in register 0Eh. See GPIOx Configuration
section for the details.
Packet Sent Interrupt.
When set to1 a valid packet has been transmitted.
Valid Packet Received.When set to 1 a valid packet has been received.
CRC Error.
When set to 1 the cyclic redundancy check is failed.
When any of the Interrupt/Status 1 bits change state from 0 to 1 the device will notify the microcontroller by setting
the nIRQ pin LOW if it is enabled in the Interrupt Enable 1 register. The nIRQ pin will go to HIGH and all the
enabled interrupt bits will be cleared when the microcontroller reads this address. If any of these bits is not enabled
in the Interrupt Enable 1 register then it becomes a status signal that can be read anytime in the same location and
will not be cleared by reading the register.
75
Tel: [phone] Fax: [phone] E-mail: [e-mail] http://www.hoperf.com