RFM22 Datasheet, PDF (20/150 Pages) –

RFM22
3.5. System Timing
The system timing for TX and RX modes is shown in Figures 8 and 7. The timing is shown transitioning from
STANDBY mode to TX mode and going automatically through the built-in sequencer of required steps. If a small
range of frequencies is being used and the temperature range is fairly constant a calibration may only be needed at
the initial power up of the device. The relevant system timing registers are shown below.
Function/De
POR
Add R/W
D7
D6
D5
D4
D3 D2
D1
D0
scription
Def.
53 R/W PLL Tune Time
pllts[4:0]
pllt0[2:0]
45h
54 R/W Reserved 1
X
X
X
X
X
X
X
X
00h
55 R/W
Calibration
Control
xtalstart adccaldo
Vcoca
enrcfcal rccal
vcocal skipvco 04h
half
ne
ldp
The VCO will automatically calibrate at every frequency change or power up. The VCO CAL may also be forced by
setting the vcocal bit. The 32.768 kHz RC oscillator is also automatically calibrated but the calibration may also be
forced. The enrcfcal will enable the RC Fine Calibration which will occur every 30 seconds. The rccal bit will force a
complete calibration of the RC oscillator which will take approximately 2 ms. The PLL T0 time is to allow for bias
settling of the VCO, the default for this should be adequate. The PLL TS time is for the settling time of the PLL,
which has a default setting of 200 μs. This setting should be adequate for most applications but may be reduced if
small frequency jumps are used. For more information on the PLL register configuration options, see ―Register
53h. PLL Tune Time,‖ and ―Register 55h. Calibration Control,‖.
Figure 7. TX Timing
20
Tel: [phone] Fax: [phone] E-mail: [e-mail] http://www.hoperf.com