HN58C256A Datasheet, PDF(18/25 Page) Hitachi Semiconductor – 256k EEPROM (32-kword x 8-bit) Ready/Busy and RES function (HN58C257A)

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HN58C256A Datasheet, PDF (18/25 Pages) Hitachi Semiconductor – 256k EEPROM (32-kword x 8-bit) Ready/Busy and RES function (HN58C257A)

◁

HN58C256A Series, HN58C257A Series

2. Data Protection at VCC On/Off

When VCC is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a

trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the

EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

Note: The EEPROM shoud be kept in unprogrammable state during VCC on/off by using CPU RESET

signal.

VCC

CPU

RESET

* Unprogrammable

(1) Protection by CE, OE, WE

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

VCC

VSS

VCC

Ã: Donât care.

VCC: Pull-up to VCC level.

VSS: Pull-down to VSS level.

▷