GS820E32AT Datasheet, PDF(9/21 Page) GSI Technology – 64K x 32 2Mb Synchronous Burst SRAM

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

GS820E32AT Datasheet, PDF (9/21 Pages) GSI Technology – 64K x 32 2Mb Synchronous Burst SRAM

◁

Simplified State Diagram

GS820E32AT-180/166/133/4/5

Deselect

First Write R

First Read

X Burst Write

Burst Read

Notes:

1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.

2. The upper portion of the diagram assumes active use of only the Enable (E1, E2, E3) and Write (BA, BB, BC, BD, BW, and GW) control

inputs, and that ADSP is tied high and ADSC is tied low.

3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and

assumes ADSP is tied high and ADV is tied low.

Rev: 1.07 10/2004

9/21

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

▷