|
MC68020FE33E Datasheet, PDF (47/306 Pages) Freescale Semiconductor, Inc – MICROPROCESSORS USER’S MANUAL | |||
|
◁ |
Freescale Semiconductor, Inc.
FâFreeze Cache
The F-bit is set to freeze the instruction cache. When the F-bit is set and a cache miss
occurs, the entry (or line) is not replaced. When the F-bit is clear, a cache miss causes
the entry (or line) to be filled. A reset operation clears the F-bit.
EâEnable Cache
The E-bit is set to enable the instruction cache. When it is clear, the instruction cache is
disabled. A reset operation clears the E-bit. The supervisor normally enables the
instruction cache, but it can clear the E-bit for system debugging or emulation, as
required. Disabling the instruction cache does not flush the entries. If the cache is
reenabled, the previously valid entries remain valid and may be used.
4.3.2 Cache Address Register (CAAR)
The format of the 32-bit CAAR is shown in Figure 4-3.
31
87
21
0
RESERVED
INDEX
RESERVED
Figure 4-3. Cache Address Register
Bits 31â8, 1, and 0âReserved
These bits are reserved for use by Motorola.
Index Field
The index field contains the address for the âclear cache entryâ operations. The bits of
this field, which correspond to A7âA2, specify the index and a long word of a cache line.
4â4
M68020 USERâS MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com
|
▷ |