English
Language : 

56F8323 Datasheet, PDF (25/140 Pages) Freescale Semiconductor, Inc – 16-bit Digital Signal Controllers
Signal Pins
Table 2-2 Signal and Package Information for the 64-Pin LQFP
Signal Name Pin No.
Type
State During
Reset
Signal Description
PWMA2
(SS1)
(GPIOA2)
7
Output
In reset, PWMA2 — This is one of six PWMA output pins.
output is
Schmitt disabled, SPI 1 Slave Select — SS1 is used in slave mode to indicate to the
Input
pull-up is SPI module that the current transfer is to be received.
enabled
Schmitt
Port A GPIO — This GPIO pin can be individually programmed as
Input/
an input or output pin.
Output
In the 56F8323, the default state after reset is PWMA2.
PWMA3
(MISO1)
In the 56F8123, the default state is not one of the functions offered
and must be reconfigured.
8
Output
In reset, PWMA3 — This is one of six PWMA output pins.
output is
Schmitt disabled, SPI 1 Master In/Slave Out — This serial data pin is an input to a
Input/
pull-up is master device and an output from a slave device. The MISO line of a
Output
enabled slave device is placed in the high-impedance state if the slave device
is not selected. The slave device places data on the MISO line a
half-cycle before the clock edge the master device uses to latch the
data.
(GPIOA3)
Schmitt
Input/
Output
Port A GPIO — This GPIO pin can be individually programmed as
an input or output pin.
In the 56F8323, the default state after reset is PWMA3.
PWMA4
(MOSI1)
In the 56F8123, the default state is not one of the functions offered
and must be reconfigured.
9
Output
In reset, PWMA4 — This is one of six PWMA output pins.
output is
Schmitt disabled, SPI 1 Master Out/Slave In — This serial data pin is an output from a
Input/
pull-up is master device and an input to a slave device. The master device
Output
enabled places data on the MOSI line a half-cycle before the clock edge the
slave device uses to latch the data.
(GPIOA4)
Schmitt
Input/
Output
Port A GPIO — This GPIO pin can be individually programmed as
an input or output pin.
In the 56F8323, the default state after reset is PWMA4.
In the 56F8123, the default state is not one of the functions offered
and must be reconfigured.
56F8323 Technical Data, Rev. 17
Freescale Semiconductor
25
Preliminary