English
Language : 

908E626_09 Datasheet, PDF (23/44 Pages) Freescale Semiconductor, Inc – Integrated Stepper Motor Driver with Embedded MCU and LIN Serial Communication
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
Table 6. List of Registers
Addr
$01
$02
$03
Register Name
H-bridge Output
(HBOUT)
H-bridge Control
(HBCTL)
System Control
(SYSCTL)
R/W
7
R
HB4_H
W
R
OFC_EN
W
R
PSON
W
$04
Interrupt Mask
(IMR)
R
W
0
$05
Interrupt Flag
(IFR)
R
W
0
$06
Reset Mask
(RMR)
R
TTEST
W
Analog Multiplexer
R
0
$07 Configuration (ADMUX) W
R
0
$08
Reserved
W
R
0
$09
Reserved
W
$0a
AWD Control
(AWDCTL)
R
0
W
$0b
Power Output
R
0
(POUT)
W
$0c
System Status
(SYSSTAT)
R
W
0
6
HB4_L
CSA
SRS1
5
HB3_H
0
SRS0
Bit
4
3
HB3_L HB2_H
0
0
0
0
0
LINIE
HTIE
LVIE
0
LINF
HTF
LVF
0
0
0
0
0
0
0
SS3
0
0
0
0
0
0
0
0
0
0
AWDRE AWDIE
AWDRST
0
0
0
0
LINCL
LVF
HVDD_OCF 0
2
HB2_L
1
HB1_H
0
HB1_L
CLS2
0
HVIE
HVF
0
CLS1
0
OCIE
OCF
HVRE
CLS0
0
GS
0
0
HTRE
SS2
SS1
SS0
0
0
0
0
0
0
0
AWDF
AWDR
0
HVDDON
0
HVF
HTF
HB_OCF
Slave Status Byte
Contains the contents of the System Status Register ($0c)
independent of whether it is a write or read operation or which
register was selected.
Slave Data Byte
Contains the contents of selected register. During a write
operation it includes the register content prior to a write
operation.
SPI Register Overview
Table 6 summarizes the SPI Register addresses and the
bit names of each register.
ANALOG DIE I / OS
LIN Physical Layer
The LIN bus pin provides a physical layer for single-wire
communication in automotive applications. The LIN physical
layer is designed to meet the LIN physical layer specification.
The LIN driver is a low side MOSFET with internal current
limitation and thermal shutdown. An internal pull-up resistor
with a serial diode structure is integrated, so no external
pullup components are required for the application in a slave
node. The fall time from dominant to recessive and the rise
time from recessive to dominant is controlled. The symmetry
between both slew rate controls is guaranteed.
The LIN pin offers high susceptibility immunity level from
external disturbance, guaranteeing communication during
external disturbance.
Analog Integrated Circuit Device Data
Freescale Semiconductor
908E626
23