 English |
|
|
|
|
|
|
|
| 74ABT374_07 Datasheet, PDF (5/13 Pages) Fairchild Semiconductor – Octal D-Type Flip-Flop with 3-STATE Outputs | |||
| |||
| ◁ |
DC Electrical Characteristics
SOIC package.
Symbol
Parameter
VOLP
VOLV
VOHV
Quiet Output Maximum Dynamic VOL
Quiet Output Minimum Dynamic VOL
Minimum HIGH Level Dynamic Output
Voltage
VIHD
Minimum HIGH Level Dynamic Input
Voltage
VILD Maximum LOW Level Dynamic Input
Voltage
VCC
5.0
5.0
5.0
Conditions
CL = 50pF,
RL = 500â¦
TA = 25°C(5)
TA = 25°C(5)
TA = 25°C(6)
5.0 TA = 25°C(7)
5.0 TA = 25°C(7)
Min.
â1.3
2.5
Typ.
0.5
â0.9
3.0
Max. Units
0.8
V
V
V
2.0 1.6
V
1.3 0.8
V
Notes:
5. Max number of outputs defined as (n). n â 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not
tested.
6. Max number of outputs defined as (n). n â 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not
tested.
7. Max number of data inputs (n) switching. n â 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold
(VILD), 0V to threshold (VIHD). Guaranteed, but not tested.
AC Electrical Characteristics
SOIC and SSOP package.
Symbol
Parameter
TA = +25°C,
VCC = +5V,
CL = 50pF
TA = â55°C to +125°C, TA = â40°C to +85°C,
VCC = 4.5V to 5.5V, VCC = 4.5V to 5.5V,
CL = 50pF
CL = 50pF
Min. Typ. Max. Min.
Max.
Min.
Max. Units
fMAX Maximum Clock
150 200
150
Frequency
150
MHz
tPLH Propagation Delay 2.0 3.2 5.0
1.4
6.6
2.0
5.0
ns
tPHL CP to On
2.0 3.3 5.0
2.0
7.6
2.0
5.0
tPZH Output Enable Time 1.5 3.1 5.3
0.8
5.7
1.5
5.3
ns
tPZL
1.5 3.1 5.3
1.5
7.2
1.5
5.3
tPHZ Output Disable Time 1.5 3.6 5.4
1.3
7.2
1.5
5.4
ns
tPLZ
1.5 3.4 5.4
1.0
7.0
1.5
5.4
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.4
5
www.fairchildsemi.com
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese