FMS6403_05 Datasheet, PDF (1/17 Pages) Fairchild Semiconductor – Triple Video Drivers with Selectable HD/PS/SD/ Bypass Filters for RGB and YPbPr Signals

www.fairchildsemi.com
FMS6403
Triple Video Drivers with Selectable HD/PS/SD/
Bypass Filters for RGB and YPbPr Signals
Features
• Three video anti-aliasing or reconstruction filters
• 2:1 Mux inputs for YPbPr and RGB inputs
• Supports D1, D2, D3 and D4 video D-connector
(EIAJ CP-4120)
• Selectable 8MHz/15MHz/30MHz 6th order filters plus bypass
• Works with SD (480i), Progressive (480p) and HD
(1080i/ 720p)
• AC-coupled inputs include DC restore /bias circuitry
• All outputs can drive AC or DC coupled 75Ω loads and
provide either 0dB or 6dB of gain
• 0.40% differential gain, 0.25° differential phase
• Lead (Pb)-free TSSOP-20 packaging
Applications
• Progressive scan
• Cable set top boxes
• Home theaters
• Satellite set top boxes
• DVD players
• HDTV
• Personal Video Recorders (PVR)
• Video On Demand (VOD)
Description
The FMS6403 offers comprehensive filtering for TV, set top
box or DVD applications. This part consists of a triple 6th
order filter with selectable 30MHz, 15MHz, or 8MHz cutoff
frequencies. The filters may also be bypassed so that the
bandwidth is limited only by the output amplifiers.
A 2 to 1 multiplexer is provided on each filter channel.
The triple filters are intended for YPbPr and RGB signals.
The DC clamp levels are set according to the RGB_SEL
control input. YPbPr sync tips are clamped to 250mV,
1.125V and 1.125V respectively while RGB sync tips are all
clamped to 250mV. Sync clamp timing can be derived from
the Y/G inputs or from the external SYNC_IN pin. The 8MHz
and 15MHz filter settings support bi-level sync while the
30MHz filter setting and bypass mode support tri-level sync.
All channels nominally accept AC coupled 1Vpp signals.
Selectable 0dB or 6dB gain allows the outputs to drive 1Vpp
or 2Vpp signals into AC or DC coupled terminated loads
with a 1Vpp input. Input signals cannot exceed 1.5Vpp and
outputs cannot exceed 2.5Vpp.
Functional Block Diagram
SYNC_IN
Y1/G1
Y2/G2
EXT_SYNC
Pb1/B1
Pb2/B2
RGB_SEL
Pr1/R1
Pr2/R2
IN2_SEL
FSEL0
FSEL1
Sync Strip
8MHz, 15MHz, 30MHz, Bypass
gM
250mV
250mV
1.125V
250mV
1.125V
8MHz, 15MHz, 30MHz, Bypass
gM
8MHz, 15MHz, 30MHz, Bypass
gM
Y/GOUT
Pb/BOUT
Selectable
0dB or 6dB
output gain
Pr/ROUT
0dB_SEL
REV. 1C March 2005