XR21B1420IL28-0A Datasheet, PDF (52/60 Pages) Exar Corporation – Enhanced 1-Ch Full-Speed USB UART

Bit
5:2
1:0
Default
Description
0
RESERVED
These bits are reserved and should be written as ’0’.
0
CTRL
000: GPIO9/RXT is configured as a GPIO input
001: GPIO9/RXT is configured as a GPIO open drain output
010: GPIO9/RXT is configured as a GPIO push-pull output
011: GPIO9/RXT is configured as a push-pull RX toggle output
XR21B1420
PIN_CFG_CD (0x02A) - Read/Write OTP
This register configures the functionality of the GPIO1/CD pin
Bit
7
6
5:2
1:0
Default
Description
0
PULLUP_EN
This register bit is used to enable the internal pull-up resistor. This setting will be ignored if GPIO1/CD# is con-
figured as an output.
0: Do not enable internal pull-up
1: Enable internal pull-up if configured as an input
0
PULLDOWN_EN
This register bit is used to enable the internal pull-down resistor. This setting will be ignored if GPIO1/CD# is
configured as an output.
0: Do not enable internal pull-down
1: Enable internal pull-down if configured as an input (will not be enabled if Pull up is enabled)
0
RESERVED
These bits are reserved and should be written as ’0’.
0
CTRL
00: GPIO1/CD# is configured as a GPIO input
01: GPIO1/CD# is configured as a GPIO open drain output
10: GPIO1/CD# is configured as a GPIO push-pull output
11: Invalid, do not use
PIN_CFG_RI (0x02B) - Read/Write OTP
This register configures the functionality of the GPIO0/RI pin
Bit
7
Default
Description
0
PULLUP_EN
This register bit is used to enable the internal pull-up resistor. This setting will be ignored if GPIO0/RI#/RWK# is
configured as an output.
0: Do not enable internal pull-up
1: Enable internal pull-up if configured as an input
© 2014 Exar Corporation
52 / 60
exar.com/XR21B1420
Rev 1A