XR16C854D Datasheet, PDF (1/54 Pages) Exar Corporation – 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO

áç
XR16C854/854D
2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
JANUARY 2004
GENERAL DESCRIPTION
FEATURES
REV. 3.0
The XR16C854/854D¹ (854) is an enhanced quad
Universal Asynchronous Receiver and Transmitter
(UART) each with 128 bytes of transmit and receive
FIFOs, transmit and receive FIFO counters and
trigger levels, automatic hardware and software flow
control, and data rates of up to 2 Mbps. Each UART
has a set of registers that provide the user with
operating status and control, receiver error
indications, and modem serial interface controls.
System interrupts may be tailored to meet design
requirements. An internal loopback capability allows
onboard diagnostics. The 854 is available in 64-pin
TQFP, 68-pin PLCC and 100-pin QFP packages.
The 64-pin package only offers the 16 mode
interface, but the 68 and 100 pin packages offer an
additional 68 mode interface which allows easy
integration with Motorola processors. The
XR16C854CV (64 pin) offers three state interrupt
outputs while the XR16C854DV provides continuous
interrupt outputs. The 100 pin package provides
additional FIFO status outputs (TXRDY# and
RXRDY# A-D), separate infrared transmit data
outputs (IRTX A-D) and channel C external clock
input (CHCCLK). The XR16C854/854D is compatible
with the industry standard ST16C554/554D and
ST16C654/654D.
NOTE: 1 Covered by U.S. Patent #5,649,122 and #5,949,787.
Added feature in devices with top mark date code of
"F2 YYWW" and newer:
s 5 volt tolerant inputs
• 2.97 to 5.5 Volt Operation
• Pin-to-pin compatible with the industry standard
ST16C554 and ST16C654 and TI’s TL16C554N
and TL16C754BFN
• Intel or Motorola Data Bus Interface select
• Four independent UART channels
s Register Set Compatible to 16C550
s Data rates of up to 2 Mbps
s Transmit and Receive FIFOs of 128 bytes
s Programmable TX and RX FIFO Trigger Levels
s Transmit and Receive FIFO Level Counters
s Automatic Hardware (RTS/CTS) Flow Control
s Selectable Auto RTS Flow Control Hysteresis
s Automatic Software (Xon/Xoff) Flow Control
s Wireless Infrared (IrDA 1.0) Encoder/Decoder
• Sleep Mode (200 uA typical)
• Crystal oscillator or external clock input
APPLICATIONS
• Portable Appliances
• Telecommunication Network Routers
• Ethernet Network Routers
• Cellular Data Devices
• Factory Automation and Process Controls
FIGURE 1. XR16C854 BLOCK DIAGRAM
A2:A0
D7:D0
IOR#
IO W #
CSA#
CSB#
CSC#
CSD#
INTA
INTB
INTC
INTD
CHCCLK
TXRDY# A-D
RXRDY# A-D
Reset
16/68#
INTSEL
Data Bus
Interface
UART Channel A
UART
Regs
BRG
128 Byte TX FIFO
TX & RX
IR
ENDEC
128 Byte RX FIFO
UART Channel B
(same as Channel A)
UART Channel C
(same as Channel A)
UART Channel D
(same as Channel A)
Crystal Osc/Buffer
2.97V to 5.5V VCC
GND
TXA, RXA, IRTXA, DTRA#,
DSRA#, RTSA#, CTSA#,
CDA#, RIA#, OP2A#
TXB, RXB, IRTXB, DTRB#,
DSRB#, RTSB#, CTSB#,
CDB#, RIB#, OP2B#
TXC, RXC, IRTXC, DTRC#,
DSRC#, RTSC#, CTSC#,
CDC#, RIC#, OP2C#
TXD, RXD, IRTXD, DTRD#,
DSRD#, RTSD#, CTSD#,
CDD#, RID#, OP2D#
XTAL1
XTAL2
854 BLK
Exar Corporation 48720 Kato Road, Fremont CA, 94538 • [phone] • FAX [phone] • www.exar.com