RFM64W Datasheet, PDF (39/75 Pages) List of Unclassifed Manufacturers – ISM TRANSCEIVER MODULE

RFM 64W
ADVANCED COMMUNICATIONS & SENSING
5.2.2.3. Interrupt Sources and Flags
All interrupt sources and flags are configured in the IRQParam section of the configuration register, with the
exception of Fifo_threshold :
„ /Fifoempty: /Fifoempty interrupt source is low when byte 0, i.e. whole FIFO, is empty. Otherwise it is high.
„ Write_byte: Write_byte interrupt source goes high for 1 bit period each time a new byte is transferred from the
SR to the FIFO (i.e. each time a new byte is received)
„ Fifofull: Fifofull interrupt source is high when the last FIFO byte, i.e. the whole FIFO, is full. Otherwise it is low.
„ Fifo_overrun_clr: Fifo_overrun_clr flag is set when a new byte is written by the user (in Tx or Standby modes)
or the SR (in Rx mode) while the FIFO is already full. In this case, data is lost and the flag should be cleared by
writing a 1. The bit can also be used anytime to clear FIFO and relaunch a new Rx or Tx process
„ Tx_done: Tx_done interrupt source goes high when FIFO is empty and the SR’s last bit has been send to the
modulator (i.e. the last bit of the packet has been sent). One bit period delay is required after the rising edge of
Tx_done to ensure correct RF transmission of the last bit. In practice this may not require special care in the uC
software due to IRQ processing time.
„ Fifo_threshold: Fifo_threshold interrupt source’s behavior can be programmed via MCParam_Fifo_thresh (B
value). This behavior is illustrated in Figure 32.
IRQ source
1
0
B B+1
# of bytes in FIFO
Figure 32: FIFO Threshold IRQ Source Behavior
5.2.2.4. FIFO Clearing
Table 16 below summarizes the status of the FIFO when switching between different modes
Table 16: Status of FIFO when Switching Between Different Modes of the module
From
Stby
Stby
Rx
Rx
Tx
Tx
Any
To
Tx
Rx
Tx
Stby
Rx
Stby
Sleep
FIFO Status
Cleared
Not cleared
Cleared
Cleared
Not cleared
Cleared
Not cleared
Cleared
Comments
In Buffered mode, FIFO cannot be written in Stby before Tx
In Packet mode, FIFO can be written in Stby before Tx
In Packet & Buffered modes FIFO can be read in Stby after Rx
5.2.3. Sync Word Recognition
Page 39 of 75
Tel: [phone] Fax: [phone] E-mail: [e-mail] http:/ / www.hoperf.com