English
Language : 

SI5600 Datasheet, PDF (1/28 Pages) List of Unclassifed Manufacturers – SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER
Si5600
PRELIMINARY DATA SHEET
SiPHY™ OC-192/STM-64 SONET/SDH TRANSCEIVER
Features
Complete low power, high speed, SONET/SDH transceiver with
integrated limiting amp, CDR, CMU, and MUX/DEMUX
! Data Rates Supported: OC-192/ ! SONET Compliant Loop Timed
STM-64, 10GbE, and 10.7 Gbps FEC Operation
! Low Power Operation 1.2 W (typ) ! Programmable Slicing Level and
! DSPLL™ Based Clock Multiplier Unit Sample Phase Adjustment
w/ Selectable Loop Filter Bandwidths ! SFI-4 Compliant Low Speed
! Integrated Limiting Amplifier
Interface
! Loss-of-Signal (LOS) Alarm
! Single Supply 1.8 V Operation
! Diagnostic and Line Loopbacks
! 15 x 15 mm BGA Package
Applications
! Sonet/SDH Transmission
Systems
! Optical Transceiver Modules
! Sonet/SDH Test Equipment
Description
The Si5600 is a complete low-power transceiver for high-speed serial
communication systems operating between 9.9 Gbps and 10.7 Gbps. The receive
path consists of a fully integrated limiting amplifier, clock and data recovery unit
(CDR), and 1:16 deserializer. The transmit path combines a low jitter clock
multiplier unit (CMU) with a 16:1 serializer. The CMU uses Silicon Laboratories’
DSPLL™ technology to provide superior jitter performance while reducing design
complexity by eliminating external loop filter components. To simplify BER
optimization in long haul applications, programmable slicing, and sample phase
adjustment are supported.
The Si5600 operates from a single 1.8 V supply over the industrial temperature
range (–40°C to 85°C).
Functional Block Diagram
LOS
LOSLVL
PHASEADJ RXLOL
S L IC E L V L
LTR
RXSQLCH
2
R X D IN
Lim iting
AMP
CDR
32
REFSEL
REFCLK
LPTM
REFRATE
2
T XC L K 16 IN
2
÷
2
TXLOL
BW SEL
D S P L L TM
TX CMU
TXCLKDSBL
2
TXCLKOUT
TXSQLCH
2
TXDOUT
÷
2
2
32
RESET
RESET
C o n tro l
FIFO ERR
LLBK DLBK TXMSBSEL
RXMSBSEL
RXDO UT[15:0]
RXCLK1
RXCLK2
R X C L K 2 D IV
RXCLK2DSBL
TXCLK16OUT
T X C L K 16 IN
T X D IN [1 5 :0 ]
FIFO RST
Si5600
Bottom View
Ordering Information:
See page 25.
Preliminary Rev. 0.31 8/01
Copyright © 2001 by Silicon Laboratories
Si5600-DS031
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.