OV6620 Datasheet, PDF(27/31 Page) List of Unclassifed Manufacturers – SINGLE-CHIP CMOS CIF COLOR DIGITAL CAMERA

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

OV6620 Datasheet, PDF (27/31 Pages) List of Unclassifed Manufacturers – SINGLE-CHIP CMOS CIF COLOR DIGITAL CAMERA

◁

OMNIVISION TECHNOLOGIES, Inc.

Advanced Information

Preliminary

OV6620/OV6120

SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS

Subad-

dress

(hex)

COMD

FSD

HREFST

HREFEND

VSTRT

VEND

PSHFT

MIDH

MIDL

Rsvrd1E

Rsvrd1F

Default

(hex)

Read/

Write

Descriptions

Common Control D

COMD[7] - reserved bit.

COMD[6] - PCLK polarity selection. â0â OV6620 output data at PCLK falling edge and data bus

will be stable at PCLK rising edge; â1â rising edge output data and stable at PCLK falling

edge. When OV6620 work as CCIR656 format, COMB4=1, this bit is disable and should

use PCLK rising edge latch data bus.

COMD[5:1] - reserved bit.

COMD[0] - U V digital output sequence exchange control. 1 - UV UV ... for 16-bit, U Y V Y ...

for 8-bit; 0 - V U V U ... for 16Bit and V Y U Y ... for 8 Bit.

Field Slot Division

FSD[7:2] - Field interval selection. Odd Even mode defined by FD[1:0]

000000 - disable digital data output, only output black reference level.

000001 - divide to 2 slots, HREF is active one in every 2 field/frame

000010 - divide to 4 slots, HREF is active one in every 4 field/frame

000100 - divide to 8 slots, HREF is active one in every 8 field/frame

001000 - divide to 16 slots, HREF is active one in every16 field/frame

010000 - divide to 32 slots, HREF is active one in every 32 field/frame

100000 - divide to 64 slots, HREF is active one in every 64field/frame

FSD[1:0]- field mode selection. Each frame consists of two fields: Odd & Even, these bits

defines the assertion of HREF in relation to the two fields.

00 - OFF mode; HREF is not asserted in both fields, one exception is the single frame

transfer operation (see the description for the register 13)

01 - ODD mode; HREF is asserted in odd field only.

10 - EVEN mode; HREF is asserted in even field only.

11 - FRAME mode; HREF is asserted in both odd field and even field. FD[7:2] useless.

Horizontal HREF Start

HS[7:0] - selects the starting point of HREF window, each LSB represents two pixels for CIF

resolution mode, one pixels for QCIF resolution mode, this value is set based on an internal

column counter, the default value corresponds to 352 horizontal window. Maximum window

size is 356. see window description below. HS[7:0] programmable range is [38]- [EB], and

should less than HE[7:0]. HS[7:0] should be programmable to value larger than or equal to

[38]. Value larger than [EC] is invalid. See window description below.

Horizontal HREF End

HE[7:0] - selects the ending point of HREF window, each LSB represents two pixels for full

resolution and one pixels for QCIF resolution, this value is set based on an internal column

counter, the default value corresponds to the last available pixel. The HE[7:0]

programmable range is [39] - [EC]. HE[7:0] should be larger than HS[7:0] and less than or

equal to [EC]. Value larger than [EC] is invalid. See window description below.

Vertical Line Start

VS[7:0] - selects the starting row of vertical window, in full resolution mode, each LSB

represents 1 scan line in one frame. see window description below. Min. is [03], max. is [93]

and should less than VE[7:0].

Vertical Line End

VE[7:0]- selects the ending row of vertical window, in full resolution mode, each LSB

represents 1 scan line in one frame, see window description below. Min. is [04], max. is [94]

and should larger than VS[7:0].

Pixel Shift

PS[7:0] - to provide a way to fine tune the output timing of the pixel data relative to that of

HREF, it physically shifts the video data output time late in unit of pixel clock as shown in the

figure below. This function is different from changing the size of the window as is defined by

HS[7:0] & HE[7:0] in register 17&18.

Higher than default number shifts the pixel in delay(right) direction, the highest number is

âFFâ. so maximum shift number is: Late: 256 pixels.

Manufacture ID Byte: High

MIDH[7:0] - read only, always returns â7Fâ as manufacturerâs ID no.

Manufacture ID Byte: Low

MIDL[7:0] - read only, always returns âA2â as manufacturerâs ID no.

reserved

14 May 1999

Version 1.11

▷