PT7A4401C Datasheet, PDF (16/27 Pages) List of Unclassifed Manufacturers – PT7A4401C T1/E1 System Synchronizer

Data Sheet
PT7A4401C T1/E1 System Synchronizer
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Table 9. Timing Characteristics (Continued)
Sym
Descr iption
Test Conditions*
Min
Typ
Max Units
t_C16WL C16 Pulse Width Low
1-12, 19
26
t
F0 Pulse Width Low
230
F0WL
t_F8WH
F8 Pulse Width High
111
t_F16WL F16 Pulse Width Low
52
t
ORF
Output Clock and Frame Pulse Rising
or Falling Time
1-12, 19, 37
37
ns
258
ns
133
ns
70
ns
9
ns
t_S
Input Controls Setup Time
t
Input Controls Hold Time
H
100
ns
100
ns
* Refer to the Test Conditions on Page 24 for details.
Note:
1. Typical figures are at 25^oC and are for design aid only; not production tested.
2. The maximum and minimum timing is measured under recommended temperature conditions and power supplies.
3. TTL voltage levels are used for timing parameter measurement.
Figure 8. Setup and Hold Timing of Input Controls
F8
V_T
t_S
t_H
MS
V
T
PT0108(09/02)
16
Ver:0