English
Language : 

OXFW900-TQ-A Datasheet, PDF (1/30 Pages) List of Unclassifed Manufacturers – IEEE1394 to ATA/ATAPI Native Bridge
FEATURES
• S400 compliant 1394-1995 Link and Transaction
layers
• Compatible with 1394-1995 and 1394A Phys.
• Buffer Manager with max. RAM bandwidth of
800Mbps
• Microsoft Win98-Second Edition, Win2000 and Apple
MacOS 8.5 generic driver support
• SBP-2 Target Revision 4 compliant interface
• Fully ATA-4 compliant (see T13-1153D)
• Sustained IDE transfer rate of 25 Mbytes per second,
Peak transfer rate of 50Mbytes per second.
• Supports PIO modes 0 to 4, DMA modes 0 to 2 and
Ultra DMA modes 0 to 2
• Integrated 32-bit RISC processor (ARM7TDMI) with
on-chip scratch RAM
DESCRIPTION
The OXFW900 is a high-performance 1394 to
ATA/ATAPI (IDE) native bridge with an integrated target
Serial Bus Protocol (SBP-2 ) controller. By supporting
the SBP-2 protocol, the device can use generic SBP-2
drivers available in the Microsoft Windows 98SE, Microsoft
Windows 2000, Microsoft Millennium and Apple MacOS
operating systems.
The device is ideally suited for smart-cable or tailgate
interface applications for removable-media drives, compact
flash card readers, CD-ROM, CD-R, CD-RW, DVD-ROM,
DVD-RAM and hard disk drives, allowing IDE drives to be
connected to a 1394 serial bus in a plug-and-play fashion.
Both ATA and ATAPI devices are supported using the
same firmware.
This highly integrated device offers a three-chip solution to
native bridge applications using an external 1394 PHY and
Flash ROM. A slow 32Kx8 Flash ROM (up to 120ns) is
sufficient for most optical media applications. For
applications that need a sustained data rate in excess of
10Mbytes per second, for example high performance disk
drives, an 8-bit 50ns FLASH or faster is recommended.
The device is compatible with both 1394-1995 and 1394A
PHYs.
The LINK controller complies with S400 1394-1995
specification. The 1394 transaction layer and SBP-2
protocol is implemented using a combination of the
ARM7TDMI (low-power 32-bit RISC processor), an ORB
(Operational Request Block) hardware co-processor and a
high performance buffer manager.
Oxford Semiconductor Ltd.
69 Milton Park, Abingdon, Oxon, OX14 4RX, UK
Tel: +44 (0)1235 824900 Fax: +44(0)1235 821141
OXFW900
IEEE1394 to ATA/ATAPI Native Bridge
Data Sheet
• ORB co-processor to accelerate translation of ORBs
to ATAPI commands
• Supports ORB chaining for increased performance
• High performance ATA command translation in
firmware using Reduced Block Command (RBC) set
• Optional External Serial ROM interface for
configuration data, user serial number, etc.
• Blank Flash memory programming feature via 1394
bus
• 3.3 Volts operation
• Low Power CMOS
• Firmware and Flash Programming Utilities supplied by
Oxford Semiconductor
• ultra-thin 128-TQFP package (14mm x 14mm x 1mm )
The Buffer Manager has a RAM bandwidth of 800Mbps. It
provides storage for 1394 and ATA/ATAPI packets,
automatically storing them and passing them to the
appropriate destinations, without any intervention from the
processor. It also provides storage and manages the
sequencing of ORB fetching to reduce latency and improve
data throughput.
The configuration data including the IEEE OUI
(Organisational Unique Identifier) and device serial number
is stored in the Flash ROM which may be uploaded from
the 1394 bus, even when blank. The device also facilitates
firmware uploads from the 1394 bus.
The ORB co-processor translates ORBs as defined in the
SBP-2 protocol into ATA/ATAPI commands, and
automatically stores error/status messages at an address
specified by the host.
Concurrent operation of the ATA/ATAPI and 1394
interfaces are facilitated using the high throughput Buffer
Manager where LINK, ATAPI manager and ARM7TDMI
can perform interleaved accesses to the on-chip RAM
buffer. The high performance processor ensures that no
significant latency is incurred. The ATA command
translation is performed in firmware to meet RBC (Reduced
Block Commands) standard, T10-1228D. The ATA/ATAPI
Manager supports PIO modes 0 to 4, DMA modes 0 to 2
and Ultra DMA mode 0 to 2 and provides the interface to
the IDE bus. It is compliant with T13-1153D, ATA-4
specification.
© Oxford Semiconductor 1999
OXFW900 Data Sheet Revision 1.0 – Nov 1999
Part No. OXFW900-TQ-A